SY10EL34/L SY100EL34/L

Similar documents
SY10EP33V/SY100EP33V. General Description. Features. Pin Configuration. Pin Description. 5V/3.3V, 4GHz, 4 PECL/LVPECL Divider.

Features. Truth Table (1)

Features. Applications

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

Features. Applications

Features. Applications

MIC803. Features. General Description. Applications. Typical Application. 3-Pin Microprocessor Supervisor Circuit with Open-Drain Reset Output

SY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

Features. Applications. Markets

5V/3.3V QUAD DIFFERENTIAL RECEIVER

Features. Applications

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

Features. Applications. Markets

Features. Applications

Features. Applications

Features. Applications GND. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

SY89871U. General Description. Features. Typical Performance. Applications

Features. Applications. Markets

5V/3.3V DUAL DIFFERENTIAL 2:1 MULTIPLEXER

Features. Applications

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

7GHz, 1:2 CML FANOUT BUFFER/TRANSLATOR WITH INTERNAL I/O TERMINATION

5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK

Features. Applications. Markets

D LATCH. SuperLite SY55853U FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM APPLICATIONS

3.3V, 1.5GHz 1/ 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER

NOT RECOMMENDED FOR NEW DESIGNS

NOT RECOMMENDED FOR NEW DESIGNS

Features. Applications. Markets

SM ClockWorks 10-Gigabit Ethernet, MHz, Ultra-Low Jitter LVPECL Clock Frequency Synthesizer. General Description.

SY89297U. General Description. Features. Applications. Markets. 2.5/3.3V, 3.2Gbps Precision CML Dual-Channel Programmable Delay

COAXIAL CABLE DRIVER

5V/3.3V DIFFERENTIAL RECEIVER

SY89847U. General Description. Functional Block Diagram. Applications. Markets

D FLIP-FLOP. SuperLite SY55852U FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM APPLICATIONS

PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX

SM General Description. ClockWorks. Features. Applications. Block Diagram

MIC General Description. Features. Applications. Typical Application. 3A Low Voltage LDO Regulator with Dual Input Voltages

5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET

Features. Applications SOT-23-5

SM Features. General Description. Applications. Block Diagram

Features. Applications. Markets

MIC33153 Evaluation Board

SY89838U. General Description. Features. Applications. Markets. Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX

Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Features. Applications. Markets

NOT RECOMMENDED FOR NEW DESIGNS 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP

Features. Applications. Markets

5V/3.3V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER

MIC4812. Features. General Description. Applications. Typical Application

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

SM Features. General Description. Applications. Block Diagram. ClockWorks GbE (125MHz) Ultra-Low Jitter, LVPECL Frequency Synthesizer

NOT RECOMMENDED FOR NEW DESIGNS 4:1 DIFFERENTIAL MULTIPLEXER

SY88149HAL. Features. General Description. Applications. Markets. 1.25Gbps Burst-Mode Limiting Amplifier with Ultra-Fast Signal Assert Timing

SM Features. General Description. Applications. Block Diagram. ClockWorks PCI-e Quad 100MHz Ultra-Low Jitter, HCSL Frequency Synthesizer

MIC5524. Features. General Description. Applications. Typical Application. High-Performance 500mA LDO in Thin DFN Package

Features. Applications

Features. Applications. Markets

MIC833. General Description. Features. Applications. Typical Application. Comparator and Reference with Adjustable Hystersis

MIC5271. Applications. Low. output current). Zero-current off mode. and reduce power. GaAsFET bias Portable cameras. le enable pin, allowing the user

MIC5396/7/8/9. General Description. Features. Applications. Typical Application. Low-Power Dual 300mA LDO in 1.2mm x 1.

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

Features. Applications. Markets

Features. Applications. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)

Precision Edge SY89876L DESCRIPTION FEATURES TYPICAL PERFORMANCE APPLICATIONS FUNCTIONAL BLOCK DIAGRAM

Features. Applications SOT-23-5 (M5)

5V/3.3V 4-INPUT OR/NOR

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

MIC5501/2/3/4. General Description. Features. Applications. Typical Application. Single 300mA LDO in 1.0mm 1.0mm DFN Package

Features. Applications

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

SY58051U. General Description. Features. Typical Application. Applications

Features. Applications. Markets

Low-Jitter Precision LVPECL Oscillator

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

MIC5365/6. General Description. Features. Applications. Typical Application. High-Performance Single 150mA LDO

Features. Applications

Features. Applications

SY89841U. General Description. Features. Applications. Markets. Precision LVDS Runt Pulse Eliminator 2:1 Multiplexer

MIC4414/4415. General Description. Features. Applications. Typical Application. 1.5A, 4.5V to 18V, Low-Side MOSFET Driver

Features. Applications. RF Power Supply Circuit

MIC5317. Features. General Description. Applications. Typical Application. High-Performance Single 150mA LDO

3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

MIC5332. Features. General Description. Applications. Typical Application. Micro-Power, High-Performance Dual 300mA ULDO

Features. MIC5318-x.xYMT EN BYP GND. Portable Application

Features. Applications

Features. Applications

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER

SY88422L. General Description. Features. Applications. Typical Application. 4.25Gbps Laser Driver with Integrated Bias

SY89854U. General Description. Features. Typical Applications. Applications

6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION

Features. Applications

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER

SY84782U. General Description. Features. Typical Application. Low Power 2.5V 1.25Gbps FP/DFB Laser Diode Driver

SY58608U. General Description. Features. Functional Block Diagram

Transcription:

NOT RECOMMENDED FOR NEW DESIGNS 5/3.3 2, 4, 8 Clock Generation Chip Precision Edge General Description The SY10/100EL34/L are low-skew 2, 4, 8 clock generation chi designed explicitly for low-skew clock generation applications. The internal dividers are synchronous to each other; therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the output, a sinusoidal source can be ACcoupled into the device. If a single-ended input is to be used, the output should be connected to the CLK input and bypassed to ground via a 0.01µF capacitor. The output is designed to act as the switching reference for the input of the EL34/L under single-ended input conditions. As a result, this pin can only source/ sink up to 0.5 of current. The common enable (EN ) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the divider stages. The internal enable flipflop is clocked on the falling edge of the input clock; therefore, all associated specification limits are referenced to the negative edge of the clock input. Upon start-up, the internal flip-flo will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL34/Ls in a system. Data sheets and support documentation can be found on Micrel s web site at: www.micrel.com. Features 3.3 and 5 power supply options 50 output-to-output skew Synchronous enable/disable Master Reseor synchronization Internal 75KΩ input pull-down resistors Available in 16-pin SOIC package Pin Description Pin Name CLK EN MR Q 0 Q 1 Q 2 Pin Function Differential clock inputs. Synchronous enable. Master reset. Reference output. Differential 2 outputs. Differential 4 outputs. Differential 8 outputs. Precision Edge Precision Edge is a registered trademark of Micrel, Inc. Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1 (408) 944-0800 fax + 1 (408) 474-1000 http://www.micrel.com December 2011 M9999-120611-I

Ordering Information Part Number Package Type Operating Range Package Marking Lead Finish SY10EL34LZG Z16-2 Industrial SY10EL34LZGTR (2) Z16-2 Industrial SY100EL34LZG Z16-2 Industrial SY100EL34LZGTR (2) Z16-2 Industrial SY10EL34ZG Z16-2 Industrial SY10EL34ZGTR (2) Z16-2 Industrial SY100EL34ZG Z16-2 Industrial SY100EL34ZGTR (2) Z16-2 Industrial Notes: 1. Contacactory for die availability. Dice are guaranteed at T A = 25 C, DC electricals only. 2. Tape and reel. SY10EL34LZG with SY10EL34LZG with SY100EL34LZG with SY100EL34LZG with SY10EL34ZG with SY10EL34ZG with SY100EL34ZG with SY100EL34ZG with Pin Configuration 16-Pin Narrow SOIC (Z16-2) December 2011 3 M9999-120611-I

DC Electrical Characteristics (1) EE = EE (minimum) to EE (maximum); CC = GND. Symbol Parameter Min. Typ. Max. Units T A = 40 C 100EL 49 10EL 1.43 1.30 T A = 0 C 100EL 49 10EL 1.38 1.27 T A = +25 C 100EL 49 10EL 1.35 1.25 T A = +85 C 100EL 54 10EL 1.31 1.19 Note: 1. Parametric values specified at: 5 Power Supply Range: 100EL34 Series: 4.2 to 5.5 10EL34 Series: 4.75 to 5.5 3 Power Supply Range: 10/100EL34L Series: 3.0 to 3.8 December 2011 4 M9999-120611-I

AC Electrical Characteristics (1) EE = EE (minimum) to EE (maximum); CC = GND. Symbol Parameter Min. Typ. Max. Units T A = 40 C t SKEW Within-Device Skew (2) 50 t S Set-Up Time ( EN ) 400 t H Hold Time ( EN ) 200 PP Minimum Input Swing (3) 250 m CMR Common-Mode Range (4) 1.3 0.4 T A = 0 C t SKEW Within-Device Skew (2) 50 t S Set-Up Time ( EN ) 400 t H Hold Time ( EN ) 200 PP Minimum Input Swing (3) 250 m CMR Common-Mode Range (4) 1.4 0.4 T A = +25 C t SKEW Within-Device Skew (2) 50 t S Set-Up Time ( EN ) 400 t H Hold Time ( EN ) 200 PP Minimum Input Swing (3) 250 m CMR Common-Mode Range (4) 1.4 0.4 December 2011 5 M9999-120611-I

AC Electrical Characteristics (1) (Continued) EE = EE (minimum) to EE (maximum); CC = GND. Symbol Parameter Min. Typ. Max. Units T A = +85 C t SKEW Within-Device Skew 50 t S Set-Up Time ( EN ) 400 t H Hold Time ( EN ) 200 PP Minimum Input Swing (3) 250 m CMR Common-Mode Range (4) 1.4 0.4 Notes: 1. Parametric values specified at: 5 Power Supply Range: 100EL34 Series: 4.2 to 5.5 10EL34 Series: 4.75 to 5.5 3 Power Supply Range: 10/100EL34L Series: 3.0 to 3.8 2. Skew is measured between outputs under identical transitions. 3. Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100m. 4. The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between PP minimum and 1. The lower end of the CMR range varies 1:1 with EE. The numbers in the specification table assume a nominal EE = 3.3. Note for PECL operation, the CMR(MIN) will be fixed at 3.3 I CMR(MIN) I. Truth Table CLK EN MR Function Z L L Divide ZZ H L Hold Q 0 2 X X H Reset Q 0 2 Notes: Z = LOW-to-HIGH transition ZZ = HIGH-to-LOW transition December 2011 6 M9999-120611-I

Timing Diagram The EN signal will freeze the internal clocks to the flip-flo on the firsalling edge of CLK after its assertion. The internal dividers will maintain their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs will transition to their next states in the same manner, time and relationship as they would have had the EN signal not been asserted. December 2011 7 M9999-120611-I

Package Information 16-Pin.150 Wide SOIC (Z16-2) MICREL, INC. 2180 FORTUNE DRIE SAN JOSE, CA 95131 USA TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel s terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. 2006 Micrel, Incorporated. December 2011 8 M9999-120611-I