Embedded Instrumentation Ushers in a New Era for the Test and Measurement Industry. By Glenn Woppman President and CEO ASSET InterTech

Similar documents
Test & Measurement Technology goes Embedded

Achieving SerDes Interoperability on Altera s 28 nm FPGAs Using Introspect ESP

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

VLSI System Testing. Outline

LSI and Circuit Technologies of the SX-9

High-Speed Transceiver Toolkit

Introduction to co-simulation. What is HW-SW co-simulation?

Debugging a Boundary-Scan I 2 C Script Test with the BusPro - I and I2C Exerciser Software: A Case Study

Course Outcome of M.Tech (VLSI Design)

Digital Systems Design

High-Speed Interconnect Technology for Servers

Testing of Complex Digital Chips. Juri Schmidt Advanced Seminar

2.5D & 3D Package Signal Integrity A Paradigm Shift

Policy-Based RTL Design

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

Research Statement. Sorin Cotofana

Thermal HALT - a tool for discovery Signal Integrity and Software reliability issues

Flexible and Modular Approaches to Multi-Device Testing

Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs

UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February

Leading by design: Q&A with Dr. Raghuram Tupuri, AMD Chris Hall, DigiTimes.com, Taipei [Monday 12 December 2005]

Introduction to CMC 3D Test Chip Project

SV2C 28 Gbps, 8 Lane SerDes Tester

Design Automation for IEEE P1687

Eye Diagram Basics: Reading and applying eye diagrams

6 Tips for Successful Logic Analyzer Probing

June 10, :03 vra23151_ch01 Sheet number 1 Page number 1 black. chapter. Design Concepts. 1. e2 e4, c7 c6

Understanding Star Switching the star of the switching is often overlooked

Exploring the Basics of AC Scan

In the previous chapters, efficient and new methods and. algorithms have been presented in analog fault diagnosis. Also a

Choosing an Oscilloscope with the Right Bandwidth for your Application

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

EECS 427 Lecture 21: Design for Test (DFT) Reminders

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Using an FPGA based system for IEEE 1641 waveform generation

Development of Software Defined Radio (SDR) Receiver

7. Introduction to mixed-signal testing using the IEEE P standard

Meeting the Challenges of Formal Verification

Using High-Speed Transceiver Blocks in Stratix GX Devices

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

SpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications

Low Power Design Methods: Design Flows and Kits

Changing the Approach to High Mask Costs

PCI Express Receiver Design Validation Test with the Agilent 81134A Pulse Pattern Generator/ 81250A ParBERT. Product Note

Stephen Plumb National Instruments

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Guidelines to Promote National Integrated Circuit Industry Development : Unofficial Translation

Online Monitoring for Automotive Sub-systems Using

JESD204A for wireless base station and radar systems

Keysight Technologies Boundary Scan DFT Guidelines for Good Chain Integrity and Test Coverage. Application Note

Opinion: Your logic analyzer can probe those forgotten signals!

Video Enhancement Algorithms on System on Chip

Chapter 1 Introduction

CAPLESS REGULATORS DEALING WITH LOAD TRANSIENT

Additive Manufacturing: A New Frontier for Simulation

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

Variation-Aware Design for Nanometer Generation LSI

Frequency Response Analyzers for Stability Analysis and Power Electronics Performance Testing

CMOS Image Sensor Testing An Intetrated Approach

National Instruments Accelerating Innovation and Discovery

CDR in Mercury Devices

UFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix

Lecture 1. Tinoosh Mohsenin

Summary of Fujitsu SoC Technology and Related Business

White Paper Stratix III Programmable Power

Chapter 1 Introduction to VLSI Testing

Triscend E5 Support. Configurable System-on-Chip (CSoC) Triscend Development Tools Update TM

LUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT

Testing Digital Systems II

Datorstödd Elektronikkonstruktion

Dual Protocol Transceivers Ease the Design of Industrial Interfaces

Instrumentation and Control

STM RH-ASIC capability

Mixed Signal Virtual Components COLINE, a case study

Virtual Access Technique Extends Test Coverage on PCB Assemblies

Can IP solutions trigger AS ? February DocID: DT-MAR002WHP10E _AS

VePAL UX400 Universal Test Platform

CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM

VLSI Implementation of Image Processing Algorithms on FPGA

AVL X-ion. Adapts. Acquires. Inspires.

WHITE PAPER. Spearheading the Evolution of Lightwave Transmission Systems

Today s mobile devices

Research in Support of the Die / Package Interface

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

Management for. Intelligent Energy. Improved Efficiency. Technical Paper 007. First presented at Digital Power Forum 2007

Model checking in the cloud VIGYAN SINGHAL OSKI TECHNOLOGY

Digital design & Embedded systems

Signal Technologies 1

Concurrent Engineering

The wireless industry

LSI and Circuit Technologies for the SX-8 Supercomputer

Imaging serial interface ROM

Using an MSO to Debug a PIC18-Based Mixed-Signal Design

Image Enhancement using Hardware co-simulation for Biomedical Applications

Transcription:

Embedded Instrumentation Ushers in a New Era for the Test and Measurement Industry By Glenn Woppman President and CEO ASSET InterTech

Executive Summary Non-intrusive validation, test and debug technologies have been around since the emergence of boundary scan (IEEE 1149.1 JTAG) in the mid-1990s. Over the years since then, the imperatives dictating probe-less methodologies have multiplied significantly, spawning a trend toward embedding instrumentation in chips, on circuit boards and in systems. Now, the test and measurement industry faces new imperatives even more demanding than those that brought about the first wave of non-intrusive technologies late last century. Today s design validation, test and debug applications are very different than they were not so very long ago. Exacerbated by extremely high data transfer speeds, multiple-core chips, new chip packaging techniques like system-in-a-package (SiP), very dense circuit board and other forces, the industry is turning to embedded instrumentation for solutions to a wide range of difficulties. Because of its almost two decades of leadership experience with boundary-scan technology and the JTAG interface, ASSET InterTech is well positioned to provide automation, access and analysis for embedded instrumentation technology. And the company s track record for successfully integrating its products with third-party technologies and vise versa demonstrates emphatically that the company s products ScanWorks and MicroMaster will certainly interface effectively with third-party embedded instruments. Ultimately, ASSET intends to continue its leadership in boundary scan (JTAG) structural test as well as expand aggressively into design validation, test and debug applications involving embedded instrumentation. Contents Overview Page 3 Out of Necessity. Page 3 Out of the Box Thinking Page 4 The Industry Responds Page 5 Life-Cycling Page 7 Open tools for Embedded Instrumentation Page 8 A New Look to Match Our Bright Outlook Page 9 List of Figures: Trends Toward Embedded Instrumentation Page 4 Life-Cycle Benefits of Embedded Instrumentation Page 8 ScanWorks The Embedded Instrumentation Platform Page 9 Page 2

Overview Starting with the development of the original IEEE 1149.1 Boundary Scan Standard in the mid-1990s and continuing through the intervening years, we at ASSET have been the front runner on a number of groundbreaking trends. Once again, we are pioneering the emergence of embedded instrumentation for design validation, test and debug. Certainly this is a momentous occasion for our company, but it is not without precedent. Over the last several years, we have been aligning our company, products and resources to become the leading embedded instrumentation tools company in the industry and we are well on our way to achieving our goal. I can t stress this point enough: ASSET is not leaving behind what we were, the leading boundary-scan test company. Our ScanWorks platform and the MicroMaster product line will continue as leaders in boundary-scan structural test and CPUemulation functional test respectively. We are constantly improving these products. At the same time though, we are transforming our strategic direction to capitalize on the vast potential of embedded instrumentation. Out of Necessity If necessity is the mother of invention, then embedded instrumentation has a long line of forebears. Just as the disappearance of physical access drove the invention, development and adoption of boundary scan and other forms of non-intrusive test like CPU emulation functional testing, so too several imperatives are driving the development and deployment of embedded instrumentation in silicon, on circuit boards and throughout systems. In a certain sense, boundary scan and CPU emulation actually gave impetus to this trend toward embedded instrumentation by proving the concept s validity and, to this day, they can be classified as embedded instruments. In recent years, as the embedded instrumentation marketplace has taken on greater prominence, we have observed two clearly defined market segments. I call these two segments core instrumentation and SerDes (serializer/deserializer) instrumentation. Core instrumentation addresses the need to validate what the processing core is doing, while SerDes instrumentation validates the signaling moving across high-speed serial I/O (HSSIO) channels. Why is instrumentation going underground, so to speak? For starters, embedded instrumentation can perform certain functions that external test and measurement technologies can not. And, just as importantly, embedded instrumentation is much more cost-effective, efficient, agile and simply better suited to some of today s emerging computer and communications technologies. Just as the emergence of virtual instruments expanded the total test and measurement marketplace in the mid-1980s, I expect that embedded instrumentation will provide another inflection point for new growth in our industry moving forward. Page 3

Out-of-the-Box Thinking Since the earliest days of the electronics industry, designers and manufacturing engineers have relied upon standalone, external instruments like oscilloscopes and logic analyzers to validate designs, test manufactured assemblies and diagnose failures. Standalone instruments, which invariably relied upon physical probes to determine what was happening on chips, circuit boards and systems, performed their tasks with admirable distinction. But, as complexity and speeds have escalated geometrically, and the size of chips and systems has shrunk just as dramatically, the capabilities of external instruments have been increasingly challenged. As a result, providers of traditional and modular instrument are investing in software to give their instruments what they claim to be visibility into the actual data that is moving around the system. In contrast, we believe that the real challenge for test and measurement instrumentation is to see what the core silicon sees. To do this, embedded instruments are needed between the I/O and the core. Figure 1 Trends Toward Embedded Instrumentation Why do we believe this? Consider these facts: Placing an oscilloscope s probe on a test pad on a high-speed serial bus like PCI Express 2.0 or 3.0, Fibre Channel, 10-Gbps Ethernet, InfiniBand or Intel s Quick Path Interconnect (QPI) architecture introduces capacitance anomalies on the bus. The validation or test engineer can t tell the difference between an instrument-induced anomaly and a fault in the design or on the manufactured assembly. Traditional standalone instruments are finding it difficult to keep up with the ever increasing data transfer speeds and frequencies of chip-to-chip interconnects and I/O buses. In addition, semiconductor vendors are designing in signaling enhancements such as pre-conditioning, preemphasis and equalization to help move signals at higher frequencies. Unfortunately, these techniques make it more difficult for traditional instruments to take accurate measurements. Page 4

Sub-100 nanometer chip fabrication processes have dramatic effects on device-level parametric performance characteristics and traditional characterization and testing techniques are ineffective at identifying the problems. External instruments at the corners of a chip can not see the rampant variations across the chip. Only on-chip instruments can effectively monitor parametric characteristics such as thermal conditions, timing issues, clock propagation delays, power distribution and others. Traditional and modular measurement techniques typically only measure signal integrity margins on one or a few high-speed serial lanes at a time. Embedded instruments such as Intel s IBIST (Interconnect Built In Self Test) can test and measure all lanes on all buses concurrently. This makes the test more robust and more complete, and it drastically reduces the amount of time required to validate the system. Embedded instrumentation can perform design validation, test and debug routines that existing strategies cannot. An example of this would be Intel s IBIST technology which can stress and thereby test high-speed I/O buses well beyond the capabilities of traditional OS-based testing. The examples could go on and on, but the important point is that validation and test engineers are investigating and adopting embedded instrumentation because it offers them viable, efficient and agile solutions to their problems. They need the solutions that only embedded instrumentation can provide. And ASSET InterTech will provide the open tools that they need to automate, access and analyze embedded instrumentation. The Industry Responds A quick examination of our industry reveals swelling support for embedded instrumentation. It starts with chip vendors, who are following sound business practices by responding to both their own validation needs as well as the needs of their customers, the system suppliers. The following are some examples throughout the industry of embedded instrumentation initiatives undertaken by companies and the special focus that each company has adopted. Intel: Focus on platform validation for its customers -- IBIST is Intel s nextgeneration embedded instrumentation technology which is being deployed throughout the company s high-end chips and chipsets. ASSET s ScanWorks platform was the first and is still the only third-party open tools platform that supports IBIST. Synopsys: Focus on chip test during design and, as a complement, support for automatic test equipment (ATE) systems during chip manufacture -- The DesignWare Verification Library consists of embedded instrumentation intellectual property (IP). Some of the modules in the library integrate into Verilog, SystemVerilog, OpenVera and VHDL testbenches to generate and respond to bus traffic, check for protocol violations and generate coverage reports that can be incorporated into chip designs. Instruments like digital and analog converters, pattern matchers and generators, voltage and phase controllers, limit comparators and others are included to provide test coverage within chips, not just at the pins. Page 5

Rambus: Focus on complementing ATE processes -- This memory company has integrated a programmable pseudorandom-pattern generating instrument and bit-stream comparators into I/O blocks on its memory chips. This was prompted by high-speed receivers that make it virtually impossible to see what is going on inside a memory block. Xilinx: Focus on customer board validation -- This company s ChipScope Pro real-time debug and verification tool inserts logic analyzer, bus analyzer, and virtual I/O instruments directly into an FPGA, allowing the engineer to view any internal signal or node, including embedded hard or soft processors. Altera: Focus on supporting PCB designers early in the design process -- Altera recently made its Pre-emphasis and Equalization Link Estimator (PELE) available to EDA companies such as Mentor so that designers could embed PELE and deploy it in signal integrity applications on Altera s Stratix II GX FPGAs. Vitesse Semiconductor: Focus on signal integrity validation -- This networking/communications chip vendor has devised a two-channel approach to obtain an eye diagram or other instrumentation plots that validate the performance of high-speed receivers. The primary channel is set up as the center of the eye diagram while the secondary channel collects phase and amplitude data to populate the diagram and compute bit error rates. Maxim: Focus on embedded system-level monitoring -- A family of power managers from this chip company features monitoring instrumentation so that the devices can monitor, sequence, track and margin multiple system voltages, adjusting voltages according to pre-programmed limits and storing fault data for further analysis. DAFCA: Focus on chip design -- DAFCA is an EDA software company with tools that allow chip design teams to seamlessly incorporate compact and reconfigurable instrumentation from this company s IP library. Logic Vision: Focus on IC design and support for ATE systems -- This chip tools company s ETSerdes product is described as an embedded SerDes loop-back solution that structurally characterizes the parameters which determine signal eye distortion tolerances, verifying the parameters designers consider during a SerDes core design. This list is by no means complete or comprehensive. Several others companies, including Tundra, Texas Instruments, LSI, Avago and others are also providing embedded instrumentation. Life-Cycling Certainly there is no denying the fact that the momentum behind embedded instrumentation has gotten a big push from necessity. That is, without embedded instrumentation certain critical measurement functions could not be performed. But, on the positive side, there are just as many benefits that are pulling chip and system suppliers toward embedded instrumentation. One of these is the life-cycle efficiency benefits that accrue to embedded instruments starting in chip design and extending all the way into field repair in deployed systems. Page 6

The figure below illustrates this point. The usefulness of an instrument embedded during IC design does not cease with verification of the chip s design. This is merely the beginning of the useful life of that instrument. Its benefits ripple throughout chip development, including IC test and characterization. Then, as chips are rolled onto printed circuit boards and into systems, additional benefits stemming from the ability of embedded instruments to measure and monitor performance characteristics are achieved throughout the product life-cycle of the system. During design, embedded instruments can be used to validate highspeed serial IO buses. For example, conditions like crosstalk emanating from poorly routed traces might be present in a new design and only detectable with embedded instrumentation. Significant cost savings can be achieved and time-to-market reduced drastically if the design team can identify and correct these conditions earlier rather than later in the design process. These sorts of benefits will extend right through to volume manufacturing where the OEM will be able to take advantage of on-board instrumentation to measure and monitor quality control processes. Moreover, final functional test or system burn-in tests can make use of embedded instrumentation to quickly diagnose and isolate faults and failures. Ultimately, field repair personnel will be able to plug into instrumentation already present in the system to troubleshoot and quickly return systems to their optimum operating levels. Figure 2: Life-Cycle Benefits of Embedded Instrumentation Open tools for Embedded Instrumentation The immediate effects that our new direction will have on our customers are minimal. We are still and will certainly continue to be the leader in boundary-scan technology. We have worked too hard and invested too much effort into our boundary scan structural test capabilities to relinquish our position in this market segment. Moreover, the goodwill that our support department and application engineers have built up in our user base will not be frittered away. In fact, we realize that the total satisfaction of our users is our ultimate goal and one that we will always work diligently to achieve. Page 7

Over the longer term, you will see a broadening of our product technologies as we add more tools for embedded instrumentation to the ScanWorks platform. Given the enhancements we ve announced over the last few years, this should surprise no one. After all, we ve pioneered tools for embedded test standards such as the IEEE 1149.6 standard for high-speed AC-coupled buses as well as embedded intellectual property (IP) like Intel s IBIST technology. We were the first boundary-scan company to support 1149.6 and IBIST. In fact, we are still the only tools vendor to support IBIST. More recently, we announced an expansion of our IBIST-supported tools and our commitment to developing tools that support a new embedded instrumentation standard, the preliminary IEEE P1687 Internal JTAG (IJTAG) standard, which is defining an open methodology for accessing, managing and controlling instruments that have been embedded in core silicon. The development of the IJTAG standard has progressed to the point where we believe that our commitment as the leading tools vendor will hasten the standard s completion and its inevitable adoption by the industry. From these past announcements you can surmise that we are evolving ScanWorks into an open platform for embedded instrumentation technology, including nonintrusive structural test, CPU-emulation functional test, in-system device programming, design and signal integrity validation based on embedded instrumentation and much more. Figure 3: ScanWorks The Embedded Instrumentation Platform Page 8

About ASSET InterTech ASSET provides open embedded instrumentation tools to the electronics industry for design validation, test and debug. ScanWorks, the embedded instrumentation platform, automates, accesses and analyzes embedded instrumentation, allowing users to quickly and easily validate and test semiconductors, circuit boards or entire systems during every phase of a product's life. ASSET s MicroMaster product line employs CPU emulation technology to perform extensive functional test and diagnostic routines on circuit boards and chips, and to program logic and memory devices in-system at high CPU speeds. ASSET InterTech is located outside of Dallas, TX, at 2201 North Central Expressway, Suite 105, Richardson, TX 75080. For product information, call toll free 888-694-6250, send faxes to 972-437-2826, direct e- mail to ai-info@asset-intertech.com or visit the company s Web site at www.assetintertech.com. Page 9