ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

Similar documents
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low Power Communication Circuits for WSN

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

RECENT advances in MEMS technology, coupled with

RF transmitter with Cartesian feedback

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Motivation. Approach. Requirements. Optimal Transmission Frequency for Ultra-Low Power Short-Range Medical Telemetry

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

ALTHOUGH zero-if and low-if architectures have been

433MHz front-end with the SA601 or SA620

AN ENERGY EFFICIENT TRANSMITTER FOR WIRELESS MEDICAL APPLICATION

NEW WIRELESS applications are emerging where

Long Range Passive RF-ID Tag With UWB Transmitter

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

A 3-10GHz Ultra-Wideband Pulser

A 1.9GHz Single-Chip CMOS PHS Cellphone

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

Quiz2: Mixer and VCO Design

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE Standard Using Tuned Passive Mixer Output Pole

SiNANO-NEREID Workshop:

Pulse-Based Ultra-Wideband Transmitters for Digital Communication

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

ISSN Vol.05, Issue.12, December-2017, Pages:

Short Distance Wireless and Its Opportunities

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

A Low Power Integrated UWB Transceiver with Solar Energy Harvesting for Wireless Image Sensor Networks

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

Dual-Frequency GNSS Front-End ASIC Design

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

DIGITAL RF transceiver architectures increasingly require

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

ECEN620: Network Theory Broadband Circuit Design Fall 2014

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER

THERE is currently a great deal of activity directed toward

Low-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

CMOS LNA Design for Ultra Wide Band - Review

To learn fundamentals of high speed I/O link equalization techniques.

A Flexible, Low Power, DC-1GHz Impulse-UWB Transceiver Front-end

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

Wireless Energy for Battery-less Sensors

Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

Fall 2017 Project Proposal

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16

AST-GPSRF. GPS / Galileo RF Downconverter GENERAL DESCRIPTION FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM. Preliminary Technical Data

WIRELESS sensor networks (WSNs) today are composed

A 25-GHz Differential LC-VCO in 90-nm CMOS

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Comparison between Preamble Sampling and Wake-Up Receivers in Wireless Sensor Networks

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

Smart Energy Solutions for the Wireless Home

Flexible CMOS Frequency Translation Circuits

A 5.2GHz RF Front-End

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

315MHz Low-Power, +3V Superheterodyne Receiver

Session 3. CMOS RF IC Design Principles

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

Ultra-Low-Power Phase-Locked Loop Design

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Case5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT

Switched-Capacitor Converters: Big & Small. Michael Seeman Ph.D. 2009, UC Berkeley SCV-PELS April 21, 2010

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

UCB Picocube A modular approach to miniature wireless 1 cm μw P avg

A 2-V 10.7-MHz CMOS Limiting Amplifier/RSSI

Transcription:

20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera, Kristofer S. J. Pister University of California, Berkeley, CA Wireless mesh sensor networks are emerging as an attractive solution for home automation, industrial monitoring, and many other applications. Improved reliability and lifetime are critical to widespread adoption of these networks. To replace wired devices, wireless nodes must offer reliable data delivery in the presence of high-power jammers, such as cordless phones and WLAN, while delivering at least 10m indoor range and lifetimes measured in years from small batteries or scavenged power. Lifetime requirements constrain average power consumption to around 10µW, resulting in low radio duty-cycles, and reliability requirements dictate that radios must be highly linear and frequency agile to avoid interference. While computation and analog-to-digital conversion can be performed for only tens of pj per 8b operation [1, 2], wireless data transmission for sensor networks has required 25 to 350nJ/b (TX and RX included) [3, 4, 5], making RF the key to battery lifetime extension. In this paper, an RF transceiver intended for the 2.4GHz ISM band capable of 3nJ/b communication with 92dB link margin and no external RF passives is presented. The transceiver operates from a 400mV supply, permitting the use of a single solar cell power source. To accommodate the 400mV supply while maintaining good NF and linearity at minimum power, a differential, passive RX front-end topology is developed (Fig. 20.5.1). The integrated RX consumes from 200 to 750µW of power and features: a passive front-end, a back-gate coupled quadrature VCO (Fig. 20.5.2) [6], and a bandpass baseband with a piecewise logarithmic RSSI. The TX utilizes a differential PA driven directly from the cross-coupled VCO tank (Fig. 20.5.1) and binary FSK is accomplished by modulating the VCO as demonstrated in [3]. A single integrated LC matching network interfaces both TX output and RX input to a 50Ω differential impedance. A block diagram of the transceiver is given in Fig. 20.5.3 and a performance summary is given in Fig. 20.5.4. First-order analysis similar to that in [7] shows that energy/(bit m) will be minimum for this system for a link margin of 86 to 96dB, depending on path-loss conditions. Data rate is chosen to minimize energy/bit while maintaining link margin. At very low data rates, and thus low noise bandwidth, the link margin may be achieved at minimum power but the energy/bit will be quite high due to the power required to sustain the RF VCO. On the other hand, since these radios have low duty cycles and relatively small data payloads, very high data rates will also result in high energy/bit dominated by PLL settling and time synchronization with the network. A data rate of 300 to 500kb/s is chosen as a tradeoff. headroom constraint, the mixers are driven directly from the VCO tank because the tank output voltage swings about the supply rail. Under typical VCO swing and biasing, the NF is dominated by the first bandpass amplifier stage following the mixer. The RX offers a wide NF/power consumption tradeoff and achieves an NF of 6.7dB and an IIP3 of -7dBm while consuming 330µW (Figs 20.5.4 and 20.5.5). Capacitors at the mixer outputs place a lowpass RC pole at 1MHz. The subsequent active filter stages consist of pairs of linearized CMOS inverters operating differentially with a bandpass response. A 600 to 900mV supply sourcing less than 5µA is needed for dc biasing and this could be generated efficiently with an integrated capacitive step-up converter as in [4]. The passband extends from 200 to 750kHz and the outputs of all four stages following the mixers ac-couple to FET amplitude detectors. The detector output currents from all stages are summed to provide a piecewise logarithmic RSSI. The TX comprises a differential PA loaded with an on-chip matching network and driven directly from the cross-coupled VCO tank. Direct VCO drive allows the VCO to tune out PA input capacitance and reduce current [3] while delivering large voltage amplitude for class-c operation by swinging about the supply rail. The choice of binary FSK modulation permits a simple, ultra-low power TX architecture utilizing direct VCO modulation with some sacrifice of spectral efficiency. With an inductively loaded differential PA, an output power up to +8dBm would be achievable from the 400mV supply. However, analysis reveals that, for this system, power output of between - 2 to -9dBm minimizes energy/(bit m) [7], implying a swing of only 130 to 260mV on a 50Ω load. To attain high PA efficiency with low power output, the integrated resonant matching network boosts the PA load impedance (Fig. 20.5.1). The PA efficiency is at least 44% for output power between -7 and -5dBm and the global efficiency is 30% at -5dBm power output (Fig. 20.5.6). References: [1] B. A. Warneke and K. S. J. Pister, An Ultra-Low Energy Microcontroller for Smart Dust Wireless Sensor Networks, ISSCC Dig. Tech. Papers, pp. 316-317, Feb., 2004. [2] M. D. Scott, B. E. Boser, and K. S. J. Pister, An Ultra-Low-Energy ADC for Smart Dust, IEEE J. of Solid-State Circuits, vol. 38, no. 7, pp. 1123-1129, July, 2004. [3] A. Molnar, B. Lu, S. Lanzisera, B. W. Cook, and K. S. J. Pister, An Ultra-Low Power 900 MHz RF Transceiver for Wireless Sensor Networks, Proc. IEEE CICC, pp. 401-404, 2004. [4] V. Pieris, C. Arm, S. Bories, S. Cserveny, F. Giroud, and e. al., A 1V 433MHz/868MHz 25kb/s FSK 2kb/s OOK RF transceiver SoC in Standard Digital 0.18µm CMOS, ISSCC Dig. Tech. Papers, pp. 258-259, Feb., 2005. [5] B. Otis, Y. H. Chee, and J. Rabaey, A 400µW RX, 1.6mW TX, 1.9GHz Transceiver in.13µm CMOS based on MEMS Resonators, ISSCC Dig. Tech. Papers, pp. 200-201, Feb., 2005. [6] H.-Y. Kim, C.-Y. Cha, S.-M. Oh, M.-S. Yang, and S.-G. Lee, A Very Low- Power Quadrature VCO with Back-Gate Coupling, IEEE J. of Solid-State Circuits, vol. 39, no. 6, pp. 952-955, June, 2004. [7] B. W. Cook, A. Molnar, and K. Pister, Low Power RF Design for Sensor Networks, RFIC Symp., pp. 357-360, June, 2005. In RX, the LC matching network provides 15dB of passive voltage gain and matches the passive mixer input to 50Ω. Since the RX front-end is passive, use of differential circuits did not incur a power penalty. The RX operates with either single-phase or quadrature downconversion. Quadrature generation is accomplished with a back-gate coupled quadrature VCO (Fig. 20.5.2). To provide adequate mixer drive subject to the 400mV supply

ISSCC 2006 / February 7, 2006 / 3:30 PM Figure 20.5.1: Passive RX front-end and PA schematic. Figure 20.5.2: Back-gate coupled quadrature VCO schematic. Figure 20.5.3: Transceiver block diagram. Figure 20.5.4: Summary of measured results. Figure 20.5.5: Measured receiver NF versus power consumption. Figure 20.5.6: Transmitter and PA efficiency versus power output.

Figure 20.5.7: Die micrograph.

Figure 20.5.1: Passive RX front-end and PA schematic.

Figure 20.5.2: Back-gate coupled quadrature VCO schematic.

Figure 20.5.3: Transceiver block diagram.

Figure 20.5.4: Summary of measured results.

Figure 20.5.5: Measured receiver NF versus power consumption.

Figure 20.5.6: Transmitter and PA efficiency versus power output.

Figure 20.5.7: Die micrograph.