Digital Fundamentals

Similar documents
Digital Fundamentals 8/29/2016. Summary. Summary. Floyd. Chapter 3 A X. The Inverter

Digital Fundamentals 9/4/2017. Summary. Summary. Floyd. Chapter 3. The Inverter

Digital Fundamentals

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

Digital Fundamentals

EE40 Lecture 35. Prof. Chang-Hasnain. 12/5/07 Reading: Ch 7, Supplementary Reader

Analog, Digital, and Logic

The Non Inverting Buffer

DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS

Digital Logic Circuits

Analysis procedure. To obtain the output Boolean functions from a logic diagram, proceed as follows:

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

Logic Symbols with Truth Tables INVERTER A B NAND A B C NOR C A B A B C XNOR A B C A B Digital Logic 1

I. Computational Logic and the Five Basic Logic Gates 1

Chapter # 1: Introduction

De Morgan s second theorem: The complement of a product is equal to the sum of the complements.

Satish Chandra, Assistant Professor, P P N College, Kanpur 1

Digital Fundamentals 8/25/2016. Summary. Summary. Floyd. Chapter 1. Analog Quantities

(a) (b) (c) (d) (e) (a) (b) (c) (d) (e)

Positive and Negative Logic

Chapter 4 Logic Functions and Gates

Digital Fundamentals

Module -18 Flip flops

EE100Su08 Lecture #16 (August 1 st 2008)

In this lecture: Lecture 8: ROM & Programmable Logic Devices

CHAPTER 6 DIGITAL INSTRUMENTS

Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #1 Oct 18, 2006

Logic Gates with Boolean Functions

Digital Fundamentals A Systems Approach Thomas L. Floyd First Edition

Project Board Game Counter: Digital

Digital Circuits Introduction

First Optional Homework Problem Set for Engineering 1630, Fall 2014

EECS 150 Homework 4 Solutions Fall 2008

Data Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT

Lecture 2: Digital Logic Basis

Multiple input gates. The AND gate

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

DS Tap High Speed Silicon Delay Line

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

LSN 3 Logic Gates. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

Introduction to Simulation of Verilog Designs Using ModelSim Graphical Waveform Editor. 1 Introduction. For Quartus II 13.1

Chapter # 1: Introduction

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018

Combinational Circuits DC-IV (Part I) Notes

A B. 1 (a) (i) Fig shows the symbol for a circuit component. Fig Name this component. ... [1]

EE 330 Lecture 5. Basic Logic Circuits Complete Logic Family Other Logic Styles. complex logic gates

Fan in: The number of inputs of a logic gate can handle.

Combinational logic: Breadboard adders

Name: Class: Date: 1. As more electronic systems have been designed using digital technology, devices have become smaller and less powerful.

Exercise 1: AND/NAND Logic Functions

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

Chapter 3 Describing Logic Circuits Dr. Xu

ENGR 210 Lab 12: Analog to Digital Conversion

Aspects of Digital Electronics Chemistry 838

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates

B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics

EXPERIMENT #5 COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

Single supply logic gates with voltage translation

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

COMBINATIONAL CIRCUIT

1. What is the major problem associated with cascading pass transistor logic gates?

DS in 1 High Speed Silicon Delay Line FEATURES PIN ASSIGNMENT

ANALOGUE AND DIGITAL ELECTRONICS STUDENT S WORKBOOK U3: DIGITAL ELECTRONICS

EE 330 Lecture 5. Basic Logic Circuits Complete Logic Family Other Logic Styles. Improved Device Models. complex logic gates pass transistor logic

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Unit 3 Digital Circuits (Logic)

DIGITAL LOGIC CIRCUITS

ANALOG TO DIGITAL (ADC) and DIGITAL TO ANALOG CONVERTERS (DAC)

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

ELECTRICAL ENGINEERING - TEACHER MODULE 1 LOGIC GATES

Spec. Instructor: Center

DS in-1 Low Voltage Silicon Delay Line

Lecture 02: Digital Logic Review

Lecture #1. Course Overview

Logic diagram: a graphical representation of a circuit

For the op amp circuit above, how is the output voltage related to the input voltage? = 20 k R 2

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

Dr. Cahit Karakuş ANALOG SİNYALLER

ENGR-4300 Spring 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points) Question II (20 points)

Gates and Circuits 1

Cornerstone Electronics Technology and Robotics Week 21 Electricity & Electronics Section 10.5, Oscilloscope

Introduction to IC-555. Compiled By: Chanakya Bhatt EE, IT-NU

Aim. Lecture 1: Overview Digital Concepts. Objectives. 15 Lectures

Logic Design I (17.341) Fall Lecture Outline

Chapter 4: FLIP FLOPS. (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT EE 202 : DIGITAL ELECTRONICS 1

Java Bread Board Introductory Digital Electronics Exercise 2, Page 1

Lecture 2. Digital Basics

CHAPTER 2 DESIGN AND MODELING OF POSITIVE BUCK BOOST CONVERTER WITH CASCADED BUCK BOOST CONVERTER

Digital Electronics. Functions of Combinational Logic

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

Digital Fundamentals. Introductory Digital Concepts

HIGH LOW Astable multivibrators HIGH LOW 1:1

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

IES Digital Mock Test

Care and Feeding of the One Bit Digital to Analog Converter

Homework Problem Set: Combinational Devices & ASM Charts. Answer all questions on this sheet. You may attach additional pages if necessary.

). The THRESHOLD works in exactly the opposite way; whenever the THRESHOLD input is above 2/3V CC

Transcription:

07/ago/2017 Digital Fundamentals ELEVENTH EDITION CHPTER 1 Introductory Concepts

Digital electronics uses circuits that have two states, which are represented by two different voltage levels called HIGH and LOW. The voltages represent numbers in the binary system. In binary, a single number is called a bit (for binary digit). bit can have the value of either a 0 or a 1, depending on if the voltage is HIGH or LOW. FIGURE 1-6 Logic level ranges of voltage for a digital circuit.

Digital waveforms change between the LOW and HIGH levels. positive going pulse is one that goes from a normally LOW logic level to a HIGH level and then back again. Digital waveforms are made up of a series of pulses. FIGURE 1-7 Ideal pulses.

ctual pulses are not ideal but are described by the rise time, fall time, amplitude, and other characteristics. FIGURE 1-8 Nonideal pulse characteristics.

FIGURE 1-9 Examples of digital waveforms. In addition to frequency and period, repetitive pulse waveforms are described by the amplitude (), pulse width (t W ) and duty cycle. Duty cycle is the ratio of t W to T. Volts mplitude () Pulse width (t W ) Period, T Time

Periodic pulse waveforms are composed of pulses that repeats in a fixed interval called the period. The frequency is the rate it repeats and is measured in hertz. f = 1 T T = 1 f The clock is a basic timing signal that is an example of a periodic wave. What is the period of a repetitive wave if f = 3.2 GHz? T = 1 f = 1 3.2 GHz = 313 ns

Digital Fundamentals ELEVENTH EDITION CHPTER 3 Logic Gates

The Inverter FIGURE 3-1 Standard logic symbols for the inverter (NSI/IEEE Std. 91-1984/Std. 91a-1991).

The Inverter The inverter performs the oolean NOT operation. When the input is LOW, the output is HIGH; when the input is HIGH, the output is LOW. Input Output LOW (0) HIGH (1) HIGH (1) LOW(0) The NOT operation (complement) is shown with an overbar. Thus, the oolean expression for an inverter is =.

The Inverter Example waveforms: group of inverters can be used to form the 1 s complement of a binary number: inary number 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 0 1 s complement

The ND gate FIGURE 3-8 Standard logic symbols for the ND gate showing two inputs (NSI/IEEE Std. 91-1984/Std. 91a- 1991).

The ND gate The ND gate produces a HIGH output when all inputs are HIGH; otherwise, the output is LOW. For a 2-input gate, the truth table is Inputs Output 0 0 0 1 1 0 1 1 0 0 0 1 The ND operation is usually shown with a dot between the variables but it may be implied (no dot). Thus, the ND operation is written as =. or =

The ND gate FIGURE 3-10 Example of ND gate operation with a timing diagram showing input and output relationships.

The ND gate Example waveforms: The ND operation is used in computer programming as a selective mask. If you want to retain certain bits of a binary number but reset the other bits to 0, you could set a mask with 1 s in the position of the retained bits. If the binary number 10100011 is NDed with the mask 00001111, what is the result? 00000011

The ND gate Waveform for? FIGURE 3-13

The ND gate FIGURE 3-15 oolean expressions for ND gates with two, three, and four inputs.

The OR gate 1 The OR gate produces a HIGH output if any input is HIGH; if all inputs are LOW, the output is LOW. For a 2-input gate, the truth table is Inputs Output 0 0 0 1 1 0 1 1 0 1 1 1 The OR operation is shown with a plus sign (+) between the variables. Thus, the OR operation is written as = +.

The OR gate Example waveforms: The OR operation can be used in computer programming to set certain bits of a binary number to 1. SCII letters have a 1 in the bit 5 position for lower case letters and a 0 in this position for capitals. (it positions are numbered from right to left starting with 0.) What will be the result if you OR an SCII letter with the 8-bit mask 00100000? The resulting letter will be lower case.

The OR gate FIGURE 3-23

The OR gate FIGURE 3-24 oolean expressions for OR gates with two, three, and four inputs.

The NND gate & The NND gate produces a LOW output when all inputs are HIGH; otherwise, the output is HIGH. For a 2-input gate, the truth table is Inputs Output 0 0 0 1 1 0 1 1 1 1 1 0 The NND operation is shown with a dot between the variables and an overbar covering them. Thus, the NND operation is written as =. (alternatively, = )

The NND gate Example waveforms: The NND gate is particularly useful because it is a universal gate all other basic gates can be constructed from NND gates. 2-input NND gate with both inputs connected together is equivalent to which gate?

The NND gate The output waveform is LOW only when all three input waveforms are HIGH as shown in the timing diagram. FIGURE 3-29

The NOR gate 1 The NOR gate produces a LOW output if any input is HIGH; if all inputs are HIGH, the output is LOW. For a 2-input gate, the truth table is Inputs Output 0 0 0 1 1 0 1 1 1 0 0 0 The NOR operation is shown with a plus sign (+) between the variables and an overbar covering them. Thus, the NOR operation is written as = +.

The NOR gate Example waveforms: The NOR operation will produce a LOW if any input is HIGH. When is the LED is ON for the circuit shown? +5.0 V 330 W The LED will be on when any of the four inputs are HIGH. C D

The NOR gate FIGURE 3-37

The OR gate = 1 The OR gate produces a HIGH output only when both inputs are at opposite logic levels. The truth table is Inputs Output 0 0 0 1 1 0 1 1 0 1 1 0 The OR operation is written as = +. lternatively, it can be written with a circled plus sign between the variables as = +.

The OR gate Example waveforms: Notice that the OR gate will produce a HIGH only when exactly one input is HIGH. If the and waveforms are both inverted for the above waveforms, how is the output affected? There is no change in the output.

The OR gate a b c d OR ----------+-----+ 0 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 0 0 1 0 1 0 1 0 0 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1 1 1 0 1 1 1 1 1 0 or de n entradas: - 1 quando número de bits é impar - Corresponde à soma dos bits

The NOR Gate = 1 The NOR gate produces a HIGH output only when both inputs are at the same logic level. The truth table is Inputs Output 0 0 0 1 1 0 1 1 The NOR operation shown as = +. lternatively, the NOR operation can be shown with a circled dot between the variables. Thus, it can be shown as =.. 1 0 0 1

FIGURE 3-48

TLE 3 13 n OR gate used to add two bits.

Resumão das Portas

Transformações entre Representações Lógicas

Transformações entre Representações Lógicas

[John_R._Gregg]_Ones_and_Zeros_Understanding_ool(ookZZ.org)

[John_R._Gregg]_Ones_and_Zeros_Understanding_ool(ookZZ.org)

Examine the conditions indicated in Figure 3 92, and identify the faulty gates.

Simplificação Lógica Lógica simplificada == hardware mais eficiente Menor área de hardware Menor o atraso da lógica Próximo conteúdo: simplificação lógica.