Panasonic DMC-GH Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera

Similar documents
Panasonic DMC-GH Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor

MagnaChip MC511DB 1.3 Megapixel CMOS Image Sensor 0.18 µm Process

Olympus EVOLT E-410/Matsushita LiveMOS Image Sensor

Sony IMX018 CMOS Image Sensor Imager Process Review

Nikon 12.1 Mp CMOS Image Sensor from a D3s DSLR Camera with NC81361A Die Markings

Samsung S5K3BAFB 2 Megapixel CMOS Image Sensor 0.13 µm Copper CMOS Process Process Review Report

Foveon FX17-78-F13D Mp, 7.8 µm Pixel Size CIS from Sigma DP1 Compact Digital Camera 0.18 µm Dongbu Process

Micron MT9T Megapixel, ¼ Optical Format, 1.75 µm Pixel Size System-on-Chip (SOC) CMOS Image Sensor

OmniVision OV2640 1/4-Inch 2 Megapixel CMOS Image Sensor (OV253AI Die Markings) TSMC 0.13 µm Process

Sharp NC Megapixel CCD Imager Process Review

Oki 2BM6143 Microcontroller Unit Extracted from Casio GW2500 Watch 0.25 µm CMOS Process

Sony IMX118CQT 18.5 Mp, 1.25 µm Pixel Pitch Back Illuminated CIS from the Sony DSC-WX100 Camera

Volterra VT1115MF PWM Controller Chip

FUJIFILM MS3897A CCD Image Sensor Imager Process Review

CMOSIS CMV Mp, 5.5 µm Pixel Pitch High-Speed Pipelined Global Shutter CMOS Image Sensor with Correlated Double Sampling

PowerDsine/Freescale

Texas Instruments BRF6350B Bluetooth Link Controller UMC 90 nm RF CMOS

Akustica AKU2000 MEMS Microphone. MEMS Process Review

LSI Logic LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Controller 0.18 µm CMOS Process

FLIR Systems Indigo ISC0601B from Extech i5 Infrared Camera

Spansion S29GL512N11TAI Mbit MirrorBit TM Flash Memory Structural Analysis

Samsung K9G8G08U0M-PCB0 8 Gbit MLC NAND Flash Structural Analysis

Nanya elixir N2TU51280AF-37B 512 Mbit DDR2 SDRAM Structural Analysis

Micron MT66R7072A10AB5ZZW 1 Gbit Phase Change Memory 45 nm BiCMOS PCM Process

Texas Instruments Sitara XAM3715CBC Application Processor 45 nm UMC Low Power Process

Silicon Storage Technology SST39VF800A 8 Mbit Multi-Purpose Flash Memory Structural Analysis

Microchip PIC18F4320-I/ML Enhanced Flash Microcontroller Structural Analysis

Sony IMX145 8 Mp, 1.4 µm Pixel Pitch Back Illuminated (BSI) CMOS Image Sensor from the Apple iphone 4S Smartphone

Powerchip Semiconductor Corporation A3R12E3GEF G6E 635BLC4M 512 Megabit DDR2 SDRAM Structural Analysis

Samsung K9F2G08U0M-YCB0 2Gbit NAND Flash Device Structural Analysis

Analog Devices AD7658 Analog to Digital Converter icmos Process Technology Process Review

Toshiba TH58NVG2S3BTG00 4 Gbit NAND Flash Structural Analysis

1.3 Megapixel CMOS Image Sensor Process Review (including MN101E19A Signal Processing DSP Basic Device Analysis)

Peregrine Semiconductor PE4268 SP6T RF UltraCMOS TM Switch Structural Analysis

Matrix Semiconductor One Time Programmable Memory

Samsung K9HAG08U1M-PCB0 16 Gbit MLC NAND Flash Structural Analysis Report

Microsoft X02046 IBM PowerPC Processor from the XBOX 360 Structural Analysis

NVE IL715-3E GMR Type Digital Isolator (30457J Die Markings) 0.50 µm CMOS Process

MEMSIC MMC3120M Tri-Axis Magnetic Sensor

Broadcom BCM43224KMLG Baseband/MAC/Radio All-in-One Die SMIC 65 nm Process

Samsung K4H510838C-UCCC 512Mbit DDR SDRAM Structural Analysis

Sony IMX Mp, 4.8 µm Pixel Size APS-C (DX Format) CMOS Image Sensor from Nikon D7000. Module 5: Substrate Dopant Analysis

Texas Instruments ISO7220A Capacitor Type Digital Isolator

Samsung K4B1G0846F-HCF8 1 Gbit DDR3 SDRAM 48 nm CMOS DRAM Process

Aptina MT9P111 5 Megapixel, 1/4 Inch Optical Format, System-on-Chip (SoC) CMOS Image Sensor

nvidia GeForce FX 5700 Ultra (NV36) Graphics Processor Structural Analysis

Nikon NC81369R 24.2 Mp, 3.8 µm Pixel Size, APS-C Format CMOS Image Sensor from the Nikon D3200. Module 1: Overview Analysis

Nikon NC81369R 24.2 Mp, 3.8 µm Pixel Size, APS-C Format CMOS Image Sensor from the Nikon D3200. Module 4: Pixel Cross-Sectional Analysis

Sony IMX128AQP 24.3 Mp 5.9 µm Pixel Pitch CMOS Image Sensor from Nikon D600. Module 1: Overview Analysis

Rockchip RK3188 Mobile Application Processor GF 28 nm SLP Gate First HKMG CMOS Process

Nikon NC81369R 24.2 Mp, 3.8 µm Pixel Size, APS-C Format CMOS Image Sensor from the Nikon D3200. Module 5: Substrate Dopant Analysis

Sony PMW-F55 CineAlta 4K PMW Series HD Super 35 mm Digital Motion Camera with Global Shutter CMOS Image Sensor. Module 3: Planar Pixel Analysis

InvenSense ITG-3200 Three-Axis Digital Output Yaw, Pitch, and Roll Gyroscope

SiTime SIT8002AC-13-18E50 One Time Programmable Oscillator

Canon LC Mp, 4.3 µm Pixel Size, APS-C Format CMOS Image Sensor from the Canon EOS Rebel T4i (EOS 650D/EOS Kiss X6i)

TriQuint SCM6M7010 WiMAX Dual-Band WiFi Front-End Module TriQuint TQPED 0.5 µm E-D phemt Process

Motorola PRF5P21240 RF Power MOSFET Structural Analysis

MemsTech MSM3C-S4045 Integrated Silicon Microphone with Supplementary TEM Analysis

Intel Xeon E3-1230V2 CPU Ivy Bridge Tri-Gate 22 nm Process

Sony IMX096AQL 24.3 Mp, 3.9 µm Pixel Pitch APS-C CMOS Image Sensor from the Sony α77 (SLT-A77) Digital Single Lens Reflex (DSLR) Camera

Freescale MCIMX357DVM5B 90 nm Multimedia Application Processor

Bosch Sensortec BMP180 Pressure Sensor

Altera 5SGXEA7K2F40C2ES Stratix V TSMC 28 nm HP Gate Last HKMG CMOS Process

Sony IMX Mp, 1.2 µm Pixel Pitch Back Illuminated (Exmor R) CMOS Image Sensor from the Sony Cyber-shot HX300 Digital Compact Camera

OmniVision OVM7692 (OV289AA Die Markings) VGA CameraCubeChip. Module 3: Planar Pixel Analysis

AKM AK8973 and AK Axis Electronic Compass

IBM POWER7 Server 46J6702 IBM 45 nm Dual Stress Liner SOI CMOS Process with edram

Texas Instruments THS7530PWP Gain Amplifier Structural Analysis

OmniVision OVM7692 (OV289AA Die Markings) VGA CameraCubeChip. Module 1: Overview Analysis

Samsung K3PE7E700B-XXC1 3x nm 4 Gbit Mobile DRAM. DRAM Process Report with Custom BEOL and Dopant Analysis

InvenSense IDG-300 Dual-Axis Angular Rate Gyroscope Sensor

Motorola MPXV5004G Integrated Pressure Sensor Structural Analysis

Intel Q3GM ES 32 nm CPU (from Core i5 660)

Qualcomm QFE1100 Envelope Tracking PA Power Supply

Marvell I1062-B0 Hard Drive Controller SoC

Marvell 88E6046-TAH1 Four Port Fast Ethernet Plus Two Port Gigabit Ethernet Switch

AuthenTec AES1710 Secure Slide Fingerprint Sensor

Apple/Dialog Semiconductor 343S0622-A1/D2018A WLED Driver

Elpida Memory Inc. B240ABB (die markings), MC77-LL/A (package markings) 46 nm Mobile / Low Power DDR2 SDRAM

STMicroelectronics STMT05 S-Touch Capacitive Touch Screen Controller

RDA Microelectronics RDA8851A GSM/GPRS Baseband SoC

Samsung SDP1301 DTV SERDES Interface

STMicroelectronics LIS3L02AE 3-Axis Accelerometer. MEMS Process Review

Intel T2300 (Yonah 65 nm node) 1.66 GHz Dual Core Laptop Microprocessor Transistor Characterization Report

u-blox M8030-KT Concurrent Multi-GNSS Receiver

Marvell Avastar 88W ac Wi-Fi 2x2 MIMO Combo Chip

Intel D920 (Presler 65 nm node) 2.8 GHz Dual Core Microprocessor

Freescale MCIMX535DVV1C i.mx535 Mobile Applications Processor

Freescale MCIMX6Q5EYM10AC (i.mx6q) Integrated Multimedia Applications Processor

Texas Instruments/Apple 343S0538 Touch Screen Controller with F Die Markings

Qualcomm MSM8260A Snapdragon S4 Dual-Core System-on-Chip (SoC) Mobile Applications Processor

FocalTech Systems FT5336GQQ and FT5436iGQQ (FS-123ATPBC Die) Capacitive Touch Screen Controller

Apple A5 APL0498 (APL0498E01 Die Markings) Mobile Processor Extracted from the ipad 2

Analog Devices ADMP403 MEMS Microphone

FocalTech FT5206GE1 Capacitive Touch Screen Controller IC

Altera APEX EP20K600CB652C8ES Programmable Logic Device Structural Analysis

MediaTek MT6167A Smartphone Radio Frequency (RF) Transceiver

Freescale SCK20DN51Z K20 USB MHz Microcontroller eflash. Flash Process Review

MediaTek MT3333AV (BT10085B Die) Satellite Receiver SoC

Transcription:

Panasonic DMC-GH1 12.1 Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-GH1 Micro Four Thirds Digital Interchangeable Lens Camera Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7, Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com

Imager Process Review Table of Contents 1 Overview 1.1 List of Figures 1.2 List of Tables 1.3 Company Profile 1.4 Introduction 1.5 Device Summary 1.6 Process Summary 2 Package and Die 2.1 Downstream Product and Package 2.2 Die 2.3 Die Features 3 Process 3.1 General Structure 3.2 Bond Pads 3.3 Dielectrics 3.4 Metals 3.5 Vias and Contacts 3.6 MOS Transistors, Poly, and Poly Capacitors 3.7 Isolation 3.8 Wells, Epi, and Substrate 4 Pixel Array Analysis 4.1 Pixel Schematic 4.2 Pixel Array Plan-View Analysis 4.3 Pixel Array Cross-Sectional Analysis 4.4 Color Filters and Microlenses 5 Critical Dimensions 5.1 Package and Die 5.2 Vertical Dimensions 5.3 Horizontal Dimensions 6 References 7 Statement of Measurement Uncertainty and Scope Variation About Chipworks

Overview 1-1 1 Overview 1.1 List of Figures 2 Package and Die 2.1.1 Panasonic DMC-GH1 DSLR Camera Body Front View 2.1.2 Panasonic DMC-GH1 DSLR Camera Body Back View 2.1.3 Panasonic DMC-GH1 DSLR Camera Body Top View 2.1.4 Panasonic DMC-GH1 DSLR Camera Body Bottom View 2.1.5 Inside Panasonic DMC-GH1 DSLR Camera 2.1.6 SSW Dust Filter Assembly 2.1.7 Camera Main Board with LiveMOS Sensor Module Removed Front Side 2.1.8 Camera Main Board with LiveMOS Sensor Module Removed Back Side 2.1.9 DMC-GH1 Image Sensor Assembly Front 2.1.10 DMC-GH1 Image Sensor Assembly Back 2.1.11 DMC-GH1 Package with Shield and IR Filter Removed Front 2.1.12 DMC-GH1 Package with Shield and IR Filter Removed Back 2.1.13 DMC-GH1 Image Sensor Package X-Ray Plan View Overview 2.1.14 DMC-GH1 Image Sensor package X-Ray Plan View Corner Detail 2.2.1 Die Photograph Organic Lenses and Filters Removed 2.2.2 Die Photograph Delayered to Poly Level 2.2.3 DMC-GH1 Annotated Metal 1 Die Photograph 2.2.4 Analysis Sites 2.3.1 Die Corner A Intact 2.3.2 Die Corner B Intact 2.3.3 Die Corner C Intact 2.3.4 Die Corner D Intact 2.3.5 Pixel Corner A Delayered to Metal 1 2.3.6 Pixel Corner D Delayered to Metal 1 Overview 2.3.7 Pixel Corner D Delayered to Metal 1 Detail 2.3.8 Minimum Pitch Bond Pads 2.3.9 NAND Cell 3 Process 3.1.1 Pixel Array General Structure 3.1.2 Peripheral General Structure 3.1.3 Die Edge Overview 3.1.4 Die Edge Detailed View 3.1.5 Die Seal Overview 3.2.1 Bond Pad Overview 3.2.2 Bond Pad Detailed View 3.2.3 Bond Pad Right Edge

Overview 1-2 3.3.1 Passivation and IMD 3 SEM 3.3.2 Passivation and IMD 3 TEM 3.3.3 ILD 2 and ILD 1 3.3.4 ILD 1 3.3.5 Transition Between Active and Active Test Pixels Passivation, IMD 3, and ILD 3.3.6 PMD in Periphery 3.3.7 PMD in Pixel Array SEM Cross Section 3.3.8 Pixel Array at Poly SEM Plan View 3.4.1 Minimum Pitch Metal 4 3.4.2 Detail of Metal 4 3.4.3 Minimum Pitch Metal 3 and Metal 1 Pixel Array 3.4.4 Minimum Pitch Metal 2 3.4.5 Minimum Pitch Metal 1 3.4.6 Detail of Metal 3 and Metal 2 3.4.7 Detail of Metal 1 3.5.1 Minimum Pitch Via 3s 3.5.2 Detail of Via 3s 3.5.3 Minimum Pitch Via 2s 3.5.4 Minimum Pitch Via 1s and Contacts to Poly and Diffusion 3.6.1 Minimum Gate Length MOS Transistor TEM 3.6.2 Logic Gate Dielectric TEM 3.6.3 Minimum Gate Length PMOS Transistor (Si Etch) 3.6.4 Logic NMOS (Si Etch) 3.6.5 Poly Capacitor 3.6.6 Contacts to Poly Capacitor 3.7.1 Minimum Width STI 3.7.2 Poly Over STI 3.8.1 SEM of Peripheral N-Well 3.8.2 N-Epi and N-Substrate SRP 3.8.3 Peripheral N-Well SRP 3.8.4 SCM of Peripheral Wells 3.8.5 Higher Magnification SCM of Peripheral P-Wells 3.8.6 Peripheral P-Well SRP 3.8.7 SRP in Pixel Array 4 Pixel Array Analysis 4.1.1 Active Pixel Schematic Circuit 4.1.2 Active and Dark Test Pixel Schematic Circuit A 4.1.3 Active and Dark Test Pixel Schematic Circuit B 4.2.1 Pixel Array Corner Optical 4.2.2 Pixel Array Color Filters 4.2.3 Pixel Array Corner at Metal 3 Overview 4.2.4 Pixel Array at Metal 3 Detail 4.2.5 Pixel Array Corner at Metal 2 Overview

Overview 1-3 4.2.6 Pixel at Metal 2 Detail 4.2.7 Pixel Array Corner at Metal 1 Overview 4.2.8 Pixel at Metal 1 Detail 4.2.9 Pixel at Poly 4.2.10 Pixel at Diffusion Detail 4.2.11 Pixel Array at Substrate 4.2.12 Pixel at Substrate SCM 4.3.1 Pixel at Poly Showing Cross-Sectional Planes 4.3.2 General Structure of Pixel (A) 4.3.3 Transfer Gate (T1/T2) and Pixel (B) 4.3.4 SCM of Pixel Array (B) 4.3.5 Details of Transfer Gate (T1/T2) and FD (B) 4.3.6 Detail of a Transfer Gate (B) 4.3.7 Transfer Gate Edge Over Photocathode TEM (B) 4.3.8 Transfer Gate Edge Over FD TEM (B) 4.3.9 FD Contact of Photocathode TEM (B) 4.3.10 Silicon Nitride AR Layer Stack 4.3.11 Pixel Array Gate Oxide TEM 4.3.12 Rest T3, Source Follower T4, and Row Select T5 Transistors Overview (C) 4.3.13 Rest T3 Transistor (C) 4.3.14 Source Follower T4 Transistor (C) 4.3.15 Row Select Transistor (C) 4.3.16 T3 Gate Width (D) 4.3.17 T4 Gate Width (E) 4.3.18 T5 Gate Width (F) 4.4.1 Pixel Array General Structure (Red-Green Filters) (A) 4.4.2 Pixel Array General Structure (Blue-Green Filters) (G) 4.4.3 Pixel at Array Right Edge (E) 4.4.4 Active to Active Test to Dark Test Pixels Transition Overview 4.4.5 Active to Active Test to Dark Test Pixels Transition Detail 4.4.6 Edge of Organic Spacer and Optical Pad Layers 4.4.7 Edge of Blue Filter 4.4.8 Organic Lens, Blue Color Filter, and Optical Pad Layer 4.4.9 Organic Layer Over Lens and Hemispherical Lens TEM 4.4.10 Green Color Filter 4.4.11 Red Color Filter 4.4.12 Green-Red Color Filter Interface TEM

Overview 1-4 1.2 List of Tables 1 Overview 1.4.1 Sample Markings 1.5.1 Device Summary 1.6.1 Summary of Major Findings 2 Package and Die 2.2.1 Functional Block Sizes 2.3.1 Die, Bond Pad, and Standard Cell Dimensions 3 Process 3.3.1 Dielectric Composition and Thicknesses 3.4.1 Metallization Composition and Thicknesses 3.4.2 Minimum Metal Horizontal Dimensions 3.5.1 Via and Contact Horizontal Dimensions 3.6.1 Transistor and Polysilicon Horizontal Dimensions 3.6.2 Transistor and Polysilicon Vertical Dimensions 3.7.1 Periphery and Pixel Array Isolation Critical Dimensions 3.8.1 Wells, Epi, and Die Vertical Dimensions 4 Pixel Array Analysis 4.2.1 Pixel Horizontal Dimensions 4.3.1 Pixel Vertical Dimensions 4.3.2 Transistor Dimensions in Pixel Array 4.4.1 Pixel Elemental Analysis 5 Critical Dimensions 5.1.1 Die, Bond Pad, and Standard Cell Dimensions 5.2.1 Dielectric Composition and Thicknesses 5.2.2 Metallization Composition and Thicknesses 5.2.3 Transistor and Polysilicon Vertical Dimensions 5.2.4 Wells, Epi, and Die Vertical Dimensions 5.2.5 Isolation Composition and Thicknesses 5.2.6 Pixel Vertical Dimensions 5.3.1 Minimum Metal Horizontal Dimensions 5.3.2 Via and Contact Horizontal Dimensions 5.3.3 Transistor and Polysilicon Horizontal Dimensions 5.3.4 Isolation Horizontal Dimensions 5.3.5 Pixel Horizontal Dimensions 5.3.6 Transistor Dimensions in Pixel Array

About Chipworks Chipworks is the recognized leader in reverse engineering and patent infringement analysis of semiconductors and electronic systems. The company s ability to analyze the circuitry and physical composition of these systems makes them a key partner in the success of the world s largest semiconductor and microelectronics companies. Intellectual property groups and their legal counsel trust Chipworks for success in patent licensing and litigation earning hundreds of millions of dollars in patent licenses, and saving as much in royalty payments. Research & Development and Product Management rely on Chipworks for success in new product design and launch, saving hundreds of millions of dollars in design, and earning even more through superior product design and faster launches. Contact Chipworks To find out more information on this report, or any other reports in our library, please contact Chipworks at: Chipworks 3685 Richmond Rd. Suite 500 Ottawa, Ontario K2H 5B7 Canada T: 1.613.829.0414 F: 1.613.829.0515 Web site: www.chipworks.com Email: info@chipworks.com Please send any feedback to feedback@chipworks.com