Design and build a prototype digital motor controller with the following features:

Similar documents
Module-20 Shift Registers

Figure 1.1 Mechatronic system components (p. 3)

Analog-to-Digital Conversion

For the op amp circuit above, how is the output voltage related to the input voltage? = 20 k R 2

Practical Workbook Logic Design & Switching Theory

Laboratory Manual CS (P) Digital Systems Lab

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

Department of Electronics and Communication Engineering

University of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory

Java Bread Board Introductory Digital Electronics Exercise 2, Page 1

IES Digital Mock Test

HIGH LOW Astable multivibrators HIGH LOW 1:1

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

Project Board Game Counter: Digital

Additional Programs for the Electronics Module Part No

EE283 Electrical Measurement Laboratory Laboratory Exercise #7: Digital Counter

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

PreLab 6 PWM Design for H-bridge Driver (due Oct 23)

Fan in: The number of inputs of a logic gate can handle.

Lab 5: Inverted Pendulum PID Control

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

High Current MOSFET Toggle Switch with Debounced Push Button

EE 308-Digital Electronics Laboratory EXPERIMENT 8 FLIP FLOPS AND SEQUENTIAL CIRCUITS

Course Introduction. Content 20 pages 3 questions. Learning Time 30 minutes

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC 180A DIGITAL SYSTEMS I Winter 2015

Module -18 Flip flops

1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, FUNDAMENTALS. Electrical Engineering. 2.

Sr. No. Instrument Specifications. TTL (Transistor-Transistor Logic) based on bipolar junction transistors

Capacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce

PWM System. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff

1 Second Time Base From Crystal Oscillator

Graphical Control Panel User Manual

Topics Introduction to Microprocessors

ELECTRONICS WITH DISCRETE COMPONENTS

For reference only Refer to the latest documents for details

Exercise 1: AND/NAND Logic Functions

CS302 - Digital Logic Design Glossary By

LM4: The timer unit of the MC9S12DP256B/C

Digital Electronics Course Objectives

GATE Online Free Material

Course Introduction. Purpose: Objectives: Content: 24 pages 3 questions. Learning Time: 35 minutes

CONTENTS Sl. No. Experiment Page No

Cornerstone Electronics Technology and Robotics Week 21 Electricity & Electronics Section 10.5, Oscilloscope

Sequential Logic Circuits

EXPERIMENT NO 1 TRUTH TABLE (1)

E-Tec Module Part No

Chapter 6 PROGRAMMING THE TIMERS

DIGITAL ELECTRONICS QUESTION BANK

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS

Electronic Instrumentation

TECHNICAL MANUAL FOR A FIVE DIGIT BCD INTERFACE DESIGNED FOR USE WITH A MONROE 1666 CA LCULA TOR

Product Family: 05, 06, 105, 205, 405, WinPLC, Number: AN-MISC-021 Terminator IO Subject: High speed input/output device

Electronics. Digital Electronics

Lab 6: Exploring the Servomotor Controller Circuit

Chapter 4: FLIP FLOPS. (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT EE 202 : DIGITAL ELECTRONICS 1

MAINTENANCE MANUAL DIGITAL SELECTOR MODULE 19D902519G1 TABLE OF CONTENTS

Analog Inputs and Outputs

Lecture 6: Digital/Analog Techniques

It s Logical! Technical Newsletter. Logic, the basics you need to know

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

). The THRESHOLD works in exactly the opposite way; whenever the THRESHOLD input is above 2/3V CC

Fig 1: The symbol for a comparator

Lab 5. Binary Counter

dspic30f Quadrature Encoder Interface Module

Experiment 5: Basic Digital Logic Circuits

UNIT 2. Digital Signals: The basics of digital encoding and the use of binary systems.

Lab 6. Binary Counter

I2C Encoder. HW v1.2

USB4. Encoder Data Acquisition USB Device Page 1 of 8. Description. Features

Project 3 Build a 555-Timer

PSoC Academy: How to Create a PSoC BLE Android App Lesson 9: BLE Robot Schematic 1

ULTRASONIC TRANSMITTER & RECEIVER

Industrial Fully Control Dc Motor Drive without Microcontroller. Four Quadrant Speed Control of DC Motor Using MOSFET and Push Button Switch

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits

Electronic Components

ENGG1015: lab 3. Sequential Logic

PIC Functionality. General I/O Dedicated Interrupt Change State Interrupt Input Capture Output Compare PWM ADC RS232

Carlos L. Castillo Corley Building 114A

Combinational Logic Circuits. Combinational Logic

9 Asynchronous Counter:3 bit up/down counter

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

ENGR-2300 Electronic Instrumentation Quiz 3 Spring Name: Solution Please write you name on each page. Section: 1 or 2

PHYS225 Lecture 18. Electronic Circuits

DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS

EDC Quick Start Guide

Course Outline Cover Page

CHAPTER 5 NOVEL CARRIER FUNCTION FOR FUNDAMENTAL FORTIFICATION IN VSI

L E C T U R E R, E L E C T R I C A L A N D M I C R O E L E C T R O N I C E N G I N E E R I N G

Brought to you by. Priti Srinivas Sajja. PS01CMCA02 Course Content. Tutorial Practice Material. Acknowldgement References. Website pritisajja.

2 Building Blocks. There is often the need to compare two binary values.

MBI5031 Application Note

ELEXBO A-Car-Engineering

1 Q' 3. You are given a sequential circuit that has the following circuit to compute the next state:

For more information on these functions and others please refer to the PRONET-E User s Manual.

ELG3331: Digital Tachometer Introduction to Mechatronics by DG Alciatore and M B Histand

Transcription:

Nov 3, 26 Project Digital Motor Controller Tom Kovacsi Andrew Rossbach Arnold Stadlin Start: Nov 7, 26 Project Scope Design and build a prototype digital motor controller with the following features:. Master Motor ON/OFF switch. 2. Manual/Auto mode switch. 3. RUN / button for Manual Mode Jogging. 4. START button for Auto Mode LOAD + START 5. Switch selectable incremental position counter. counter. 6. Quadrature Encoder input to count down from the selected position value above. 7. Switch selectable motor speed and direction based on PWM Duty Cycle and Phase. LOAD Button to load the Description This is a team project. The project is divided into 3 separate sub-projects which will try to be divided appropriately between team members. PWM Motor Speed Control: Cycle Logic. On/Off Logic, Timer to generate PWM Pulse, Duty Quadrature Encoder Interface: Motor Control. User Interface: Run/Stop Button (Debounced), Input DIP Switches to Motor Speed and Phase, Input DIP Switches to 8 Bit Counter, Load Counter Button (Debounced), and Display LEDs. 8 Bit Counter, QE Signal Count, Stop Signal to Additional Information The project uses an Allegro Microsystems A3953SBT full bridge motor controller IC capable of driving motors at 5Vdc@.5A. The motor used is a Pittman 92 series gear motor with 27.8 to gear ratio capable of 33Vdc@3A. The motor has an integrated HEDS9-I Quadrature Encoder with 52 CPR (Count per Revolution).

Nov 3, 26 Project Block Diagram Operation. Check to make sure the Motor Controller ON/OFF DIP switch is set to OFF 2. Turn on the controllers and motor power supply(s) 3. Set the Motor Speed DIP switches 4. Set the Position Increment Counter 5. Set the Motor Controller ON/OFF DIP to ON. 6. To Run the Motor, click the RUN/ button. button again. 7. To Run to the next Position, click the RUN/ button. automatically stop when it reaches the next position. To Stop the Motor, click the The motor will 2

Nov 3, 26 Motor Control Functions When the Motor Master Switch is OFF, the Vcc to the LM555 and PWM circuit is turned off. When the Master Switch is ON, Vcc to the LM555 and PWM circuit is enabled when the RUN button (Active LOW) goes from LOW to HIGH and the Quadrature Encoder Borrow pin (Active LOW) is HIGH. The following table describes every possible operating State. These states are not listed sequentially and some may not even happen. Input Changes are Bold. Events marked by * are unlikely to happen. Now Run / Borrow Next Run / Borrow State Action Run and Borrow Active = JOGGING Run Active, Borrow Cleared (after LOAD) Run Released while Borrow Active Run Released and Borrow Cleared* Run Active and Borrow Event = JOGGING Running or JOGGING Run Released and Borrow Event Run Released Run Pressed while Borrow Active* Run Pressed and Borrow Cleared* Borrow Active Borrow Cleared Run Pressed and Borrow Event* Run Pressed Borrow Event Inactive Inputs RUN NONE 3

Nov 3, 26 Motor Functions Simplified. Toggle PWM Circuit Enable ON(RUN)/OFF() with a J-K Flip Flop (J=K=) 2. Toggle J-K FF with Active LOW Clock Pulse on RUN Pressed or Borrow Event Note: The Borrow Event can only happen if the motor is turning; i.e. While the motor is RUNNING during normal operation. 3. LOAD (Preset Counter) on every RUN Pressed or Borrow Event RUN Button and Borrow Event Logic Diagram RUN Button and Borrow Event Logic Simulation Running Button Pressed RUN Button Pressed Running Button Pressed RUN Borrow Event 4

Nov 3, 26 Speed Control Motor Speeds Table Speed Switch Setting Duty Cycle % > 5% ~ 7% ~ % Function SLOW MEDIUM FAST Motor Direction is controlled by a PHASE switch. The PHASE Switch is independent from all other motor control logic and can be wired directly to the A3953 motor controller. The PHASE setting is used by the Position Control logic to manage Up/Down Counting direction. PWM Generator Schematic PWM Generator Simulation The Simulation above shows 3 distinct PWM Duty Cycles for 5% (S5 = ), 7% (S75 = ), and % (S = ). 5

Nov 3, 26 Position Control Quadrature Encoder Interface Motor travel distance is controlled by setting an incremental value in DIP switches. This value is loaded into an Up/Down counter by setting the LDN signal to the counter LO. The same signal that Loads the counter is also sent to the PWM Motor Controller to Start the Motor. When the counter over-flows, a signal is sent to the PWM Motor Controller to stop the motor. The 7493 up/down 4 bit binary counter was selected for this project because it was readily available. Below is a simulation of the 7493 counter in simple operation. The final controller will cascade several of these counters to increase the count magnitude. 7493 2 bit Counter Test Circuit Photo In the 2 bit count down counter using three 7493 counters, the IC s are MSB Left, LSB Right. The DIP switches are LSB Left (Switch is bit ) to MSB Right (Switch 8 is bit ). The Borrow on the MSB is Active LOW. In this circuit, the Borrow LED displays its state. The 4 LSB bits start off at all zero by default. The 8 MSB bits can be preset using the DIP switches. In the test circuit, the Left button is the PRESET and the Right button toggles the count down clock signal; simulating the Quadrature Encoder s input. In this simulation, the operator sets the D input value on the LOAD pin is punched LOW to Load Q with a starting value. Quadrature Encoder channel A, or QEA, the count is decremented and sets the Borrow pin LOW. The BON pin is wired to the DN pin cascade an additional nibble to the counter. DIP switches. The On the PGT of the until it underflows of another 7493 to 6

Nov 3, 26 Three 7493 Cascade 2 bit Down Counter Schematic Three 7493 Cascade 2 bit Down Counter Simulation 7

Nov 3, 26 Final Motor Controller A Video of operation can be found at the following URL: http://www.moderncontroltechnology.com/docs/eet-egr/eet244_project/final_controller.mpg 8

Nov 3, 26 Appendix Components Data 74LS Quad 2 Input NAND Gate 744 Hex Inverter 748 Quad 2 Input AND Gate 744 Schmidt Trigger Hex Inverter 9

Nov 3, 26 7432 Quad 2 Input OR Gate 7476 JK Flip Flop 7493 Up/Down Binary Counter with Separate Up/Down Clocks

Nov 3, 26 A3953SBT Full Bridge Motor Controller MCP6294 Op Amp

Nov 3, 26 LM555 Timer 2

Nov 3, 26 Appendix Misc. Schematics Momentary Push Button; Normally Open and HIGH. Optical Interrupter; Common Emitter Configuration 3