Low Voltage Power Supply Current Source

Similar documents
Advanced Operational Amplifiers

THE demand for analog circuits which can operate at low

Class-AB Low-Voltage CMOS Unity-Gain Buffers

ECEN 474/704 Lab 6: Differential Pairs

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

A Low Power Low Voltage High Performance CMOS Current Mirror

Operational Amplifiers

Solid State Devices & Circuits. 18. Advanced Techniques

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Chapter 12 Opertational Amplifier Circuits

Atypical op amp consists of a differential input stage,

DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR

Analog Integrated Circuits. Lecture 4: Differential Amplifiers

Basic OpAmp Design and Compensation. Chapter 6

G m /I D based Three stage Operational Amplifier Design

LECTURE 19 DIFFERENTIAL AMPLIFIER

EE 501 Lab 4 Design of two stage op amp with miller compensation

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Low power high-gain class-ab OTA with dynamic output current scaling

A new class AB folded-cascode operational amplifier

ECEN 607 (ESS) Texas A&M University. Edgar Sánchez-Sinencio TI J. Kilby Chair Professor

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Design of High-Speed Op-Amps for Signal Processing

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Rail to rail CMOS complementary input stage with only one active differential pair at a time

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Chapter 4: Differential Amplifiers

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECE 546 Lecture 12 Integrated Circuits

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

QUESTION BANK for Analog Electronics 4EC111 *

Analog Integrated Circuits. Lecture 7: OpampDesign

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

Basic OpAmp Design and Compensation. Chapter 6

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

Analog Integrated Circuit Design Exercise 1

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Chapter 4 Single-stage MOS amplifiers

2. Single Stage OpAmps

Differential Amplifier Design

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Operational Amplifier with Two-Stage Gain-Boost

An Analog Phase-Locked Loop

A LOW POWER, HIGH DYNAMIC RANGE, BROADBAND VARIABLE GAIN AMPLIFIER FOR AN ULTRA WIDEBAND RECEIVER. A Thesis LIN CHEN

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Low Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing.

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing.

Building Blocks of Integrated-Circuit Amplifiers

Sensors & Transducers Published by IFSA Publishing, S. L.,

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

IN RECENT years, low-dropout linear regulators (LDOs) are

Chapter 8 Differential and Multistage Amplifiers

Microelectronics Part 2: Basic analog CMOS circuits

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Ultra Low Static Power OTA with Slew Rate Enhancement

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

Reading. Lecture 33: Context. Lecture Outline. Chapter 9, multi-stage amplifiers. Prof. J. S. Smith

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Tuesday, March 22nd, 9:15 11:00

Design of Rail-to-Rail Op-Amp in 90nm Technology

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

e t Rail-To-Rail Low Power Buffer Amplifier LCD International Journal on Emerging Technologies 7(1): 18-24(2016)

Experiment #7 MOSFET Dynamic Circuits II

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Microelectronic Devices and Circuits Lecture 22 - Diff-Amp Anal. III: Cascode, µa Outline Announcements DP:

Lab 4: Supply Independent Current Source Design

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Design of a Capacitor-less Low Dropout Voltage Regulator

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

AN OFF-CHIP CAPACITOR FREE LOW DROPOUT REGULATOR WITH PSR ENHANCEMENT AT HIGHER FREQUENCIES. A Thesis SEENU GOPALRAJU

LOW POWER FOLDED CASCODE OTA

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Lecture 33: Context. Prof. J. S. Smith

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Transcription:

ECE 607(Edgar Sanchez-Sinencio) Low Voltage Power Supply Current Source A M S C Simple implementation of a current source in many applications including a tail current yields a low output impedance. Cascode implementations of current sources yields a larger output impedance, however the trade-off is the reduction on the headroom. One alternative implementation of a current source with higher output impedance without sacrificing significant overhead is presented next. TAMU-AMSC

The current source discussed here has an output resistance about 25 times larger than that of a single transistor current source. This current source improves the common-mode input range and the CMRR of differential pairs. Another use of this LV CS is for the voltage follower topologies.

Low Voltage CURRENT-SOURCE This current source is applied at the PMOS differential pair ( i and i) at node Y V dd M 2 Z M 1 V x X A Y I R 0S Vi+ i I R 0S (a) I B R 0B i Vi- (b) Analog and Mixed-Signal Center (AMSC) TAMU A conceptual Schematic of the low voltage current source. (a) Current source representation (b) Architecture You, F., Embabi, H.K., Duque-Carrillo, J.F., Sanchez-Sinencio, E., An improved tail current source for low voltage applications, IEEE Journal of Solid-State Circuits, Volume: 32, Issue: 8, Aug 1997, Page(s): 1173 1180

Ros 1 gm1a o /(go1 gob) go2(1 Aogm1 /(go1 g ) Aogm2 / go2) ob (1) where gm1 g m2, g o1 g o2 are the transconductance and output conductance of 1 M 2 respectively. A is the DC gain of the error amplifier A and g is the output o conductance (resistance) of the reference current source go1 g o 2, equation (1) can be simplified as: R ob R ob I B. Assuming that 1 os R ob gm g m 2 M, and (2) Note that the resistance is negative and is equal to the resistance of the reference source I B. R os g g o3 m4 g o4 (3) Analog and Mixed-Signal Center (AMSC) TAMU

V dd M 2 Z M 1 X Cc I o R 0S Y M 4 V b IB ID M 3 V Current Ref. V ss Error Amplifier A Full implementation of the LV current source. Analog and Mixed-Signal Center (AMSC) TAMU

FREQUENCY RESPONSE OF THE TAIL CURRENT OUTPUT IMPEDANCE (a) WITHOUT DIFFERENTIAL PAIR AND (b) WITH DIFFERENTIAL PAIR

This LV Current Sources has one negative feedback loop and one positive feedback loop. The negative feedback ( consisting of the error amplifier A and transistor )must be greater than the positive( which consists of A and transistor ) to have stability. The analysis is based on the small signal equivalent circuit shown in the next slide. Cx and Cy are the parasitic capacitances at nodes X and Y. gob is the conductance of the current source IB The error amplifier is characterized by one dominant pole at CZ/goa

Open loop transfer function with Cc

The frequency response is simulated for two cases; i) With a simple transistor tail current and ii) using the proposed LV current source. The effect of Rc is shown in curve ( c ) Fig 5 (a) does not have Cc, thus its poor phase margin. Adding Rc to CC in series yields Fig 5( c )

V dd I V b V i1 Mi1 M i 2 V i2 C c M6 V out M3 M4 V ss M5 Use of the proposed current source in simple two stage amplifier. Cc has a resistor in series Rc to provide better stability. Analog and Mixed-Signal Center (AMSC) TAMU

Frequency response of two stage amplifiers using LV current source (dashed) and simple current source (solid). Analog and Mixed-Signal Center (AMSC) TAMU

Measured output current of the simple (curve A) and LV (Curve B) current source. Analog and Mixed-Signal Center (AMSC) TAMU

Measured I-V characteristics of the LV current source. Analog and Mixed-Signal Center (AMSC) TAMU

LOW VOLTAGE CURRENT SOURCES V i+ M 1i I B2 X I Bref V Z A R os r Bref M 2i Y I B1 V i- Amplifier A forces the V DS of and to be equal. Thus I B1 = I B2. R os R Bref MAX MAX VREF Vy VDD VSG,AUX VSD,AUX Large variations of V Z are caused when and enter in triode mode. Using an auxiliary differential amplifier LV Current Source MA4 MA3 V Z Vy Vx A v z V X MA1 MA2 A s A 1 sc o Z g Oa I B 14

An Alternative Approach for a LV Current Source* The auxiliary amplifier is implemented by NMOS cascoding transistor MCP connected between node Z and node y. Thus v Y MCP Vc p V Z A V y V V Z Y V CP g m V MCP SG r o MCP V BC MBC Then V V MAX y icm V DD V DS can be extended SAT to the upper rail V MAX icm V DD * J. Ramirez-Angulo, R. G. Carvajal and A. J. Lopez-Martin, Single Transistor High Impedance Tail Current Source with Extended Common-Mode Input Range and Reduced Supply Requirements, IEEE Trans. on Circuits and Systems II, Vol. 54, No. 7, pp. 581-585, July 2007.

V BC I BC M CB V Z To reduce mismatch betweeen V DS1 and V DS2 a diode connected NMOS MDP is inserted. M DP M CP V y I BREF + I BC - M 1i M BP V v BP in i + v in Implementation of an enhanced LV current source where amplifier is implemented by a simple cascoding (two transistor MCB and MBP) W L 1 i,2i W L W L 1, 2 2 W L W L 4 W L MPB

Potential LV Current-Mirrors Goals: To reduce the input impedance and to increase the output impedance, while keeping the voltage operation Iin Iin Vref Vcas Mc Mm Aact Iin Vref Mc Iin Vref Mc Mm Vmirror Mm 17

Iin I B I B Vcas Iin I B I B M5 M4 Iin X M4 M3 M3 M3 Iin V shift Iin M3 Vdd I B1 M4 R OB Iin I B2 A FB 18