Design and Analysis of AlGaN/GaN MIS HEMTs with a Dual-metal-gate Structure

Similar documents
InGaAs-based Tunneling Field-effect Transistor with Stacked Dual-metal Gate with PNPN Structure for High Performance

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

Optimization of Double Gate Vertical Channel Tunneling Field Effect Transistor (DVTFET) with Dielectric Sidewall

Design of Gate-All-Around Tunnel FET for RF Performance

Design of Enhancement Mode Single-gate and Double-gate Multi-channel GaN HEMT with Vertical Polarity Inversion Heterostructure

Parasitic Resistance Effects on Mobility Extraction of Normally-off AlGaN/GaN Gate-recessed MISHFETs

AlGaN/GaN High-Electron-Mobility Transistor Using a Trench Structure for High-Voltage Switching Applications

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

Effective Channel Mobility of AlGaN/GaN-on-Si Recessed-MOS-HFETs

P-doped region below the AlGaN/GaN interface for normally-off HEMT

Performance Optimization of LDMOS Transistor with Dual Gate Oxide for Mixed-Signal Applications

III-Nitride microwave switches Grigory Simin

4H-SiC Planar MESFET for Microwave Power Device Applications

Gallium nitride (GaN)

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

GaN power electronics

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

CMOS Analog Integrate-and-fire Neuron Circuit for Driving Memristor based on RRAM

International Workshop on Nitride Semiconductors (IWN 2016)

Low frequency noise in GaN metal semiconductor and metal oxide semiconductor field effect transistors

Chapter 1. Introduction

JOURNAL OF APPLIED PHYSICS 99,

Investigation of Feasibility of Tunneling Field Effect Transistor (TFET) as Highly Sensitive and Multi-sensing Biosensors

Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors

Resume. Research Experience Research assistant of electron-beam lithography system in inter-university semiconductor research center SNU)

NAME: Last First Signature

N-polar GaN/ AlGaN/ GaN high electron mobility transistors

High performance Hetero Gate Schottky Barrier MOSFET

Investigations on Compound Semiconductor High Electron Mobility Transistor (HEMT)

Gallium Nitride PIN Avalanche Photodiode with Double-step Mesa Structure

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

On-wafer seamless integration of GaN and Si (100) electronics

Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system

Implementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors

InGaP/InGaAs Doped-Channel Direct-Coupled Field-Effect Transistors Logic with Low Supply Voltage

Improving the Breakdown Voltage, ON resistance and Gate charge of InGaAs LDMOS Power Transistors

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

Semiconductor Physics and Devices

GaN: Applications: Optoelectronics

Forming Gas Post Metallization Annealing of Recessed AlGaN/GaN-on-Si MOSHFET

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

We are right on schedule for this deliverable. 4.1 Introduction:

Performance Evaluation of MISISFET- TCAD Simulation

Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)

Investigation of InAs/InGaAs/InP Heterojunction Tunneling Field-Effect Transistors

Performance advancement of High-K dielectric MOSFET

Customized probe card for on-wafer testing of AlGaN/GaN power transistors

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

A New Strained-Silicon Channel Trench-gate Power MOSFET: Design and Analysis

Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs. Michael D. Hodge, Ramakrishna Vetury, and Jeffrey B.

Characteristics of InP HEMT Harmonic Optoelectronic Mixers and Their Application to 60GHz Radio-on-Fiber Systems

Analytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET

Structure-related Characteristics of SiGe HBT and 2.4 GHz Down-conversion Mixer

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

Department of Electrical Engineering IIT Madras

Ambipolar electronics

Customized probe card for on wafer testing of AlGaN/GaN power transistors

FABRICATION OF SELF-ALIGNED T-GATE AlGaN/GaN HIGH

Glasgow eprints Service

Final Report. Contract Number Title of Research Principal Investigator

Enhancement-mode AlGaN/GaN HEMTs on silicon substrate

CHAPTER 2 HEMT DEVICES AND BACKGROUND

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

Novel III-Nitride HEMTs

Research Article GaN-Based High-k Praseodymium Oxide Gate MISFETs with P 2 S 5 /(NH 4 ) 2 S X + UV Interface Treatment Technology

STT-MRAM Read-circuit with Improved Offset Cancellation

A GaAs/AlGaAs/InGaAs PSEUDOMORPHIC HEMT STRUCTURE FOR HIGH SPEED DIGITAL CIRCUITS

Integrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

DESIGN OF AN S-BAND TWO-WAY INVERTED ASYM- METRICAL DOHERTY POWER AMPLIFIER FOR LONG TERM EVOLUTION APPLICATIONS

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON NQS DELAY, INTRINSIC GAIN AND NF IN JUNCTIONLESS FETS

International Journal of Engineering Technology, Management and Applied Sciences. June 2015, Volume 3, Issue 6, ISSN

GaN MMIC PAs for MMW Applicaitons

Device Design of SONOS Flash Memory Cell with Saddle Type Channel Structure

Simulation Of GaN Based MIS Varactor

RF and Microwave Semiconductor Technologies

DC Analysis of InP/GaAsSb DHBT Device Er. Ankit Sharma 1, Dr. Sukhwinder Singh 2

Wide Band-Gap Power Device

THE COST of current plasma display panel televisions

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Structure Optimization of ESD Diodes for Input Protection of CMOS RF ICs

Ultra High-Speed InGaAs Nano-HEMTs

832 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 3, MARCH 2017

Gallium nitride futures and other stories

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

Enhanced Emitter Transit Time for Heterojunction Bipolar Transistors (HBT)

Semiconductor TCAD Tools

Tunneling Field Effect Transistors for Low Power ULSI

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

MODELLING OF NANOSCALE TUNNELLING FIELD EFFECT TRANSISTORS RAJAT VISHNOI

A silicon avalanche photodetector fabricated with standard CMOS technology with over 1 THz gain-bandwidth product

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

DURING the past decade, CMOS technology has seen

Analog Synaptic Behavior of a Silicon Nitride Memristor

3-7 Nano-Gate Transistor World s Fastest InP-HEMT

Transcription:

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.2.223 ISSN(Online) 2233-4866 Design and Analysis of AlGaN/GaN MIS HEMTs with a Dual-metal-gate Structure Young In Jang *, Sang Hyuk Lee *, Jae Hwa Seo, Young Jun Yoon, Ra Hee Kwon, Min Su Cho, Bo Gyeong Kim, Gwan Min Yoo, Jung-Hee Lee, and In Man Kang Abstract This paper analyzes the effect of a dualmetal-gate structure on the electrical characteristics of AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors. These structures have two gate metals of different work function values (ф), with the metal of higher ф in the source-side gate, and the metal of lower ф in the drain-side gate. As a result of the different ф values of the gate metals in this structure, both the electric field and electron velocity in the channel become better distributed. For this reason, the transconductance, current collapse phenomenon, breakdown voltage, and radio frequency characteristics are improved. In this work, the devices were designed and analyzed using a 2D technology computer-aided design simulation tool. Index Terms AlGaN/GaN, Dual Metal Gate (DMG), metal-insulator-semiconductor (MIS), high electron mobility transistor (HEMTs), 2D technology computer-aided design (TCAD) Manuscript received Aug. 24, 2016; accepted Nov. 1, 2016 A Part of this work was presented in the 2016 Asia-Pacific Workshop on Fundamentals and Applications of advanced Semiconductor Devices, Hakodate, Japan, July 2016. School of Electronics Engineering,, Daegu 702-701, Korea. * Young In Jang and Sang Hyuk Lee are co-first author E-mail : imkang@ee.knu.ac.kr I. INTRODUCTION Wide bandgap power devices for high-power and high-frequency applications have been the subject of much research, because of their usefulness in applications such as air conditioning, electric vehicles, national defense radars, and satellite communications. In fact, obtaining high critical electric fields and high oncurrent levels has become an important issue in power electronics devices [1-4]. As a result, AlGaN/GaN heterostructure field-effect transistors (HFETs) have been recognized as promising candidates for high-power and high-frequency applications, because of their remarkable physical and material properties, such as wide bandgap, high electron velocity, and high carrier density of their two-dimensional electron gas (2-DEG). However, AlGaN/GaN HFETs with a Schottky-barrier gate suffer from dynamic power loss, because the large positive gate bias results in a large gate current. To reduce the gate leakage current, research on AlGaN/GaN-based metal-insulator-semiconductor (MIS) high electron mobility transistors (HEMTs) has been conducted. The gate leakage current of AlGaN/GaN MIS HEMTs has been successfully reduced by using gate insulation layer materials such as Al 2 O 3, HfO 2, SiO 2, and Si 3 N 4 [5-8]. To improve the breakdown voltage (BV), transconductance (g m ), and current collapse phenomenon, much research has been conducted on how to effectively distribute the electric field [9-12] on these devices. One approach to achieve an adequate electric field distribution in the channel is the use of a dual-metal-gate (DMG) structure instead of a single-metal gate (SMG) structure [13-15]. In this work, AlGaN/GaN MIS HEMTs with a DMG structure will be used; the metal used for the source-side gate metal will have a higher work function (ф) than the metal used for the drain-side gate. These AlGaN/GaN MIS HEMTs with a DMG

224 YOUNG IN JANG et al : DESIGN AND ANALYSIS OF ALGAN/GAN MIS HEMTS WITH A DUAL-METAL-GATE STRUCTURE Fig. 1. Device schematics of AlGaN/GaN MIS HEMTs with SMG structure, DMG structure. structure will be analyzed in terms of g m, current collapse phenomenon, critical electric field, and radio frequency (RF) characteristics such as cut-off frequency (f T ) and maximum oscillation frequency (f max ). The devices were designed and simulated using a Silvaco two-dimensional simulator [16]. II. DEVICE STRUCTURE AND SIMULATION STRATEGY Fig. 1 and show the device schematics for AlGaN/GaN MIS HEMTs with SMG and DMG structures, respectively. The gate length (L G ) is the sum of the Gate 1 and Gate 2 lengths (L G1 and L G2, respectively). Both L G1 and L G2 are fixed at 1 μm. Both the gate-to-drain spacing (L GD ) and the length between Fig. 2. I D -V GS and g m -V GS transfer curves of the AlGaN/GaN MIS HEMTs with SMG and DMG structures. gate and source (L GS ) are 2 μm. 2-DEG exists at the interface between the AlGaN and GaN layers. The gate insulator is aluminum oxide (Al 2 O 3 ) with a thickness (T ox ) of 10 nm. The dielectric constant of Al 2 O 3 is set as 9.3. The thicknesses of the AlGaN layer (T AlGaN ), GaN channel layer (H GaN ), and high resistivity GaN layer (T HR_GaN ) are 20 nm, 70 nm, and 1.3 μm, respectively. The doping concentrations of the AlGaN and GaN channel layers are 1 10 16 cm -3 and 1 10 17 cm -3, respectively. The ф value of the Gate 1 metal (ф G1 ) and Gate 2 metal (ф G2 ) are the same in the SMG structure. In contrast, in the device with the DMG structure, ф G1 is different from (higher than) ф G2. In this work, a concentration dependent recombination model, low field mobility model, high field dependent mobility model, band parameter model, and polarization model were all used in the simulations, to ensure the accuracy of the obtained simulation results. III. SIMULATION RESULTS AND DISCUSSION Fig. 2 shows the drain current (I DS ) versus gate voltage (V GS ) and the g m versus V GS transfer curves of the designed AlGaN/GaN MIS HEMTs for both the SMG and DMG structure cases, when the drain voltage (V DS ) is 7 V. As shown in this figure, the g m of devices using a DMG structure is higher than that of devices with an SMG structure. The maximum values of g m of AlGaN/GaN MIS HEMTs with SMG and DMG structures were 103.48 ms/mm and 113.126 ms/mm, respectively. In other words, the maximum g m value of devices with the DMG structure was 9.3% higher than

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 225 Fig. 3. Electric field, electron velocity in the channel of AlGaN/GaN MIS HEMTs, for both the SMG and DMG structures. that of devices using a SMG structure. The threshold voltage (V th ) of the AlGaN/GaN MIS HEMTs with the SMG structure was -3.2 V, for ф G1 = ф G2 = 4.1 ev. When both ф G1 and ф G2 were increased to 5.1 ev, V th became - 2.2 V. The V th of the DMG devices was -2.5 V. To confirm the reason underlying the g m improvement exhibited by the AlGaN/GaN MIS HEMTs with DMG structure, the electric field distribution and electron velocity in the channel were obtained. Fig. 3 and show the electric field profile and electron velocity in the channel layer of the AlGaN/GaN MIS HEMTs with both SMG and DMG structures, when the bias is set for the maximum g m condition. As shown in Fig. 3, the devices using an SMG structure have a single electric field peak in the channel. In comparison, the AlGaN/GaN MIS HEMT devices using a DMG structure have two electric field peaks in the channel, because of the difference between ф G1 and ф G2. The source-side electric field of the DMG AlGaN/GaN MIS HEMT is Fig. 4. Electric field in the channel of AlGaN/GaN MIS HEMTs with the SMG structures and DMG structure at V GS = - 5 V and V DS = 100 V. higher than that of the SMG devices. Given that the electron velocity is proportional to the applied electric field, the electron velocity of the DMG AlGaN/GaN MIS HEMTs has also two peaks, as shown in Fig. 3. As a result, both the average velocity in the channel and g m increase in the DMG AlGaN/GaN MIS HEMTs. The DMG structure is also advantageous in terms of breakdown voltage. Fig. 4 shows the electric field of the AlGaN/GaN MIS HEMTs using both SMG and DMG structures, when V GS = -5 V and V DS = 100 V. The critical electric field of GaN is 3.5 10 6 V/cm. Devices with the SMG structure have a single electric field peak that reaches this critical electric field value. In comparison, devices with a DMG structure have two smaller electric peaks, thus exhibiting a better distribution of the electric field, which does not reach breakdown values. Fig. 5-(c) show the I D -V DS characteristics of the AlGaN/GaN MIS HEMTs both before and after current collapse. In this work, the bias of off-state stress are V GS = -5 V and V DS = 25 V. In the SMG AlGaN/GaN MIS HEMTs, the average rates of change of I D ( I D ) are 22.66 ma/mm and 22.55 ma/mm, respectively at ф G1 = ф G2 = 5.1 ev and ф G1 = ф G2 = 4.1 ev. In the devices using the SMG structure, the average reduction ratio was 14.7%. In contrast, the average I D and reduction ratio for the devices with the DMG structure were 7.05 ma/mm and 3.8%, respectively. As a result of the better electric field distribution, the AlGaN/GaN MIS HEMTs using DMG structure exhibit lower electric field peak values than the devices with the SMG structure. These lower electric field peak values result in lower off-state stress; as a

226 YOUNG IN JANG et al : DESIGN AND ANALYSIS OF ALGAN/GAN MIS HEMTS WITH A DUAL-METAL-GATE STRUCTURE Fig. 6. Cut-off frequency (f T ), maximum oscillation frequency (f max ) of AlGaN/GaN MIS HEMTs with SMG structure of and DMG structure, as a function of V GS. power gain (U), respectively. f T and f max are defined as following equations. (c) Fig. 5. I D -V DS transfer curves of the AlGaN/GaN MIS HEMTs with SMG structure, at ф G1 = ф G2 = 5.1, SMG structure, at ф G1 = ф G2 = 4.1, (c) DMG structure. result, the current collapse phenomenon is suppressed when a DMG structure is used. Fig. 6 and show the values of f T and f max as functions of the gate voltage, respectively, for the AlGaN/GaN MIS HEMTs with both SMG and DMG structures. The values of f T and f max were obtained from the high-frequency current gain (H 21 ) and unilateral f max = f g m T = (1) 2πCgg f T 4R (g + 2p f C ) g ds T gd The g m gets larger, f T and f max get larger, as shown in these equations. Because the g m of AlGaN/GaN MIS HEMTs with the DMG structure is higher than that of devices with the SMG structure, the f T and f max values of the DMG devices are also higher than those of the SMG devices. The obtained values for f T and f max of the DMG devices were respectively 11.7% and 71% higher than those of the SMG devices. (2)

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 227 Table 1. Performance summary of AlGaN/GaN MIS HEMTs with SMG and DMG structure. Parameters SMG structure (ф G1 = ф G2 = 5.1 ev) SMG structure (ф G1 = ф G2 = 4.1 ev) IV. CONCLUSIONS AlGaN/GaN MIS HEMTs using both SMG and DMG structures have been simulated and analyzed using the Silvaco 2-D technology computer-aided design simulator. Because the DMG structure consists of two gate metals with different work function values, the electric field in the channel of the devices with a DMG structure is better distributed. As a result, the devices using a DMG structure have the advantages of suppressing current collapse, increasing g m, and improving the BV and RF performances, when compared with devices with SMG structures. The simulation result is summarized in Table 1. ACKNOWLEDGMENTS This work was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning (2016R1C1B2015979), and in part by Samsung Electronics Company. This work was supported by the BK21 Plus project and Global Ph.D. Fellowship Program through the NRF funded by the Ministry of Education (21A20131600011, 2013H1A2A1034363). This work was supported by IDEC (DEA Tool, MPW). REFERENCES DMG structure (ф G1 = 5.1 ev, ф G1 = 4.1 ev) g m [ms/mm] 103.48 103.48 113.126 V th [V] -2.2-3.2-2.5 Current collapse (average of I D) [ma/mm] Maximum value of f T [GHz] Maximum value of f max [GHz] 22.66 22.55 7.05 8.52 8.52 9.528 14.54 14.55 24.91 [1] S. Sakong, S.-H. Lee, T. Rim, Y.-W. Jo, J.-H. Lee, Y.-H. Jeong, 1/f Charcateristics of Surface- Treated Normally-Off Al 2 O 3 /GaN MOSFET,. IEEE Electron Device Lett, vol. 36, no. 3, pp. 229-231, Mar, 2015. [2] J.-H. Lee, C. Park, K.-S. Im, and J.-H. Lee, AlGaN/GaN-Based Lateral-Type Schottky Barrier Diode With Very Low Reverse Recovery Charge at High Temperature, IEEE Trans. Electron Devices, vol. 60, no. 10, pp. 3032-3039, Oct. 2013. [3] Y. I. Jang, J. H. Seo, Y. J. Yoon, H. R. Eun, R. H. Kwon, J.-H. Lee, H.-I. Kwon, and I. M. Kang, Desgn and Analysis of Gate-recessed AlGaN/GaN Fin-type Field-Effect Transistor, J. Semicond. Technol. Sci., vol. 15, no. 5, pp. 554-562, Oct. 2015. [4] T. Murata, M. Hikita, Y. Hirose, Y. Uemoto, K. Inoue, T. Tanaka, and D. Ueda, Source Resistance Reduction of AlGaN-GaN HFETs with Novel Superlattice Cap Layer, IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1042-1047, Jun. 2005. [5] K.-Y. Park, H.-I. Cho, Eun-Jin Lee, S.-H. Hahm, and J.-H. Lee, Device Characteristics of AlGaN/GaN MIS-HFET using Al 2 O 3 Based High-k Dielectric, J. Semicond. Technol. Sci, vol. 5, no. 2, pp. 107-112, Jun. 2005. [6] T. Sato, J. Okayasu, M. Takikawa, and T.-k. Suzuki, AlGaN-GaN Metal-Insulator-Semiconductor High- Electron-Mobility Transistors With Very High-k Oxynitride TaO x N y Gate Dielectric, IEEE Electron Device Lett, vol. 34, no. 3, pp. 375-377, Mar. 2013. [7] S. Yang, Z. Tang, K.-Y. Wong, Y.-S. Lin, C. Liu, Y. Lu, S. Huang, and K. J. Chen, High-Quality Interface in Al2O3/GaN/AlGaN/GaN MIS Structures With In Situ Pre-Gate Plasma Nitridation, IEEE Electron Device Lett., vol. 34, no. 12, pp. 1497-1499, Dec. 2013. [8] X. Hu, A. Koudymov, G. Simin, J. Yang, M. Asif Khan, A. Tarakji, M. S. Shur, and R. Gaska, Si3N4/AlGaN/GaN-metal-insulator-semiconductor heterostructure field-effect transistors, Appl. Phys Lett, vol. 79, no. 17, pp. 2831-2834, Oct. 2001. [9] R. S. Saxena, and M. J. Kumar, Dual-Material- Gate Technique for Enhanced Transconductance and Break Voltage of Trench Power MOSFETs, IEEE Trans. Electron Devices, vol. 56, no. 3, pp. 517-522, Mar. 2009. [10] J.-B. Ha, H.-S. Kang, K.-J. Baek, and J.-H. Lee, Enhancement of Device Performance in LDMOSFET by Using Dual-Work-Function-Gate Technique, IEEE Electron Device Lett., vol. 31, no. 8, pp. 848-850, Aug. 2010.

228 YOUNG IN JANG et al : DESIGN AND ANALYSIS OF ALGAN/GAN MIS HEMTS WITH A DUAL-METAL-GATE STRUCTURE [11] W. Saito, Y. Kakiuchi, T. Nitta, Y. Saito, T. Noda, H. Fujimoto, A. Yoshioka, T. Ohno, and M. Yamaguchi, Field-Plate Structure Dependence of Current Collapse Phenomena in High-Voltage GaN-HEMTs, IEEE Electron Device Lett., vol. 31, no. 7, pp. 659-661, Jun. 2010. [12] H.n Huang, Y. C. Liang, G. S. Samudra, T.-F. Chang, and C.-F. Huang, Effects of Gate Field Plates on the Surface State Related Current Collapse in AlGaN/GaN HEMTs, IEEE Trans. Electron Devices, vol. 29, no. 5, pp. 2164-2173, May. 2014. [13] W. Long, H. Ou, J.-M. Kuo, and K. K. Chin, Dual-Material Gate (DMG) Field Effect Transistor, IEEE Trans. Electron Devices, vol. 46, no. 5, pp. 865-870, May. 1999. [14] K.-Y. Na, K.-J. Baek, and Y.-S. Kim, N-Channel Dual-Workfunction-Gate MOSFET for Analog Circuit Applications, IEEE Trans. Electron Devices, vol. 59, no. 12, pp. 3273-3279, Dec. 2012. [15] R. B. Daring, Distributed Numerical Modeling of Dual-Gate GaAs MESFET s, IEEE Trans. Electron Devices, vol. 37, no. 9, pp. 1351-1360, Sep. 1989. [16] SILVACO International, ATLAS User s Manual, Nov. 2014 Young In Jang received the B.Sc. degree in Electrical Engineering from the School of Electronics Engineering, (KNU), Daegu, Korea, in 2015. He is currently with the School of Electronics Engineering (SEE), (KNU), working toward a M.Sc. degree in Electrical Engineering. His research interests include the design, fabrication, and characterization of compound CMOS, GaN-based devices, and RF modeling. Sang Hyuk Lee is currently with the School of Electronics Engineering (SEE), (KNU), working toward a B.Sc. degree in Electrical Engineering. His research interests include the design, fabrication, and characterization of compound CMOS, tunneling FETs, and compound transistors. Jae Hwa Seo received the B.Sc. degree in Electrical Engineering from the School of Electronics Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2012. He is currently with the school of Electronics Engineering (SEE), (KNU), working toward a Ph.D. degree in Electrical Engineering. His research interests include the design, fabrication and characterization of nanoscale CMOS, tunneling FETs, III-V compound transistors, and junctionless silicon devices. Young Jun Yoon received the B.Sc. degree in Electrical Engineering from the School of Electronics Engineering, (KNU), Daegu, Korea, in 2013. He is currently with the School of Electronics Engineering (SEE), (KNU), working toward a Ph.D. degree in Electrical Engineering. His research interests include the design, fabrication, and characterization of nanoscale tunneling FETs, GaNbased transistors, and GaN-based circuits. Ra Hee Kwon received the B.Sc. degree in Electrical Engineering from the school of Electronics Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2015. She is currently with the School of Electronics Engineering (SEE), (KNU), working toward a M.Sc. degree in Electrical Engineering. Her research interests include the design, fabrication, and characterization of compound CMOS and junctionless compound FETs.

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 2017 229 Min Su Cho received the B.Sc. degree in Computer Engineering from the College of Electrical and Computer Engineering, Chungbuk national university (CBNU), Cheongju, Chungcheongbuk-do, Korea, in 2015. He is currently with the School of Electronics Engineering (SEE), Kyungpook National University (KNU), working toward a M.Sc. degree in Electrical Engineering. His research interests include the design, fabrication, and characterization of compound CMOS, tunneling FETs, and III-V compound transistors. Bo Gyeong Kim received the B.Sc. degree in Electrical Engineering from the school of Electronics Engineering, Kyungpook National University (KNU), Daegu, Korea, in 2016. She is currently with the School of Electronics Engineering (SEE), (KNU), working toward a M.Sc. degree in Electrical Engineering. Her research interests include the design, fabrication, and characterization of compound tunneling FETs and III-V compound transistors. Gwan Min Yoo received the B.Sc. and M.Sc. degrees in the school of Electronics Engineering (SEE) from (KNU), Daegu, in 2013 and 2015, respectively. His research interests include the design, fabrication, and characterization of compound tunneling FETs and GaNbased transistors. Jung-Hee Lee received the B.Sc. and M.Sc. degrees in Electronic Engineering from Kyungpook National University, Daegu, in 1979 and 1983, respectively, the M.Sc. degree in Electrical and Computer Engineering from the Florida Institute of Technology, Melbourne, in 1986, and the Ph.D. degree in Electrical and Computer Engineering from the North Carolina State University, Raleigh, in 1990. His doctoral research concerned carrier collection and laser properties in monolayer-thick quantum-well heterostructures. From 1990 to 1993, he was with the Compound Semiconductor Research Group, Electronics and Telecommunication Research Institute, Daejeon, Korea. Since 1993, he has been a Professor with the School of Electronics Engineering (SEE), Kyungpook National University, Daegu. He is the author or coauthor of more than 200 publications on semiconductor materials and devices. His current research is focused on the growth of nitride-based epitaxy, the fabrication and characterization of gallium-nitride-based electronics and optoelectronic devices, atomic layer epitaxy for metaloxide-semiconductor application, and characterization and analysis of 3D devices, such as fin-shaped FETs. In Man Kang received the B.Sc. degree in Electronic and Electrical Engineering from the School of Electronics and Electrical Engineering, (KNU), Daegu, Korea, in 2001, and the Ph.D. degree in Electrical Engineering from the School of Electrical Engineering and Computer Science (EECS), Seoul National University (SNU), Seoul, Korea, in 2007. He worked as a teaching assistant for semiconductor process education from 2001 to 2006 at the Inter-university Semiconductor Research Center (ISRC), in the SNU. From 2007 to 2010, he worked as a senior engineer at the Design Technology Team of Samsung Electronics Company. In 2010, he joined KNU as a full-time lecturer of the School of Electronics Engineering (SEE), where he now works as an Assistant Professor. His current research interests include CMOS RF modeling, silicon nanowire devices, tunneling transistors, low-power nano CMOS, and III-V compound semiconductors. He is a member of IEEE EDS.