Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Similar documents
Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Specifications subject to change Packaging

CMP for More Than Moore

Electroless Bumping for 300mm Wafers

Assembly/Packagng RF-PCB. Thick Film. Thin Film. Screening/Test. Design Manual

Processes for Flexible Electronic Systems

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

End-of-line Standard Substrates For the Characterization of organic

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Fraunhofer IZM - ASSID

Flexible Substrates and SCB-Technology

Laser Experts in Semiconductor Manufacturing

Handling and Processing Details for Ceramic LEDs Application Note

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

Chapter 11 Testing, Assembly, and Packaging

MEMS Sensors: From Automotive. CE Applications. MicroNanoTec Forum Innovations for Industry April 19 th Hannover, Germany

Application Bulletin 240

Feature-level Compensation & Control

2007-Novel structures of a MEMS-based pressure sensor

PROJECT. DOCUMENT IDENTIFICATION D2.2 - Report on low cost filter deposition process DISSEMINATION STATUS PUBLIC DUE DATE 30/09/2011 ISSUE 2 PAGES 16

Optimized Micro-Via Technology for High Density and High Frequency (>40GHz) Hermetic Through-Wafer Connections in Silicon Substrates

LSI ON GLASS SUBSTRATES

50 Micron Pitch Flip Chip Bumping Technology: Processes and Applications

ACTIVE IMPLANTS. Glass Encapsulation

Data Sheet _ R&D. Rev Date: 8/17

MADP Solderable AlGaAs Flip Chip PIN. Features. Chip Dimensions. Description. Applications

3D Integration Using Wafer-Level Packaging

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

"Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers"

Sensors & Transducers Published by IFSA Publishing, S. L., 2016

A Low-cost Through Via Interconnection for ISM WLP

Advanced High-Density Interconnection Technology

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

Micromachining of Glass by Laser Induced Deep Etching (LIDE) LPKF Vitrion 5000

Heterogeneous Technology Alliance. SOI MEMS Platform

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

Enabling concepts: Packaging Technologies

High-Speed InGaAs PIN C30616, C30637, C30617, C30618 InGaAs PIN Photodiodes

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Deliverable D5.2 DEMO chip processing option 3

Handling and Processing Details for Ceramic LEDs Application Note

Sophisticated Microelectronics. Design Manual

Obducat NIL 6. Nanoimprinting with NRF s NIL 6

OPTICAL FILTERS. lasercomponents.com

IWORID J. Schmitz page 1. Wafer-level CMOS post-processing Jurriaan Schmitz

IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS

Diverse Lasers Support Key Microelectronic Packaging Tasks

B. Flip-Chip Technology

High Frequency Single & Multi-chip Modules based on LCP Substrates

Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014

1. Exceeding these limits may cause permanent damage.

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

LeBen Semiconductor Inc. PRODUCTS. 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, , KOREA http ://

The first uncooled (no thermal) MWIR FPA monolithically integrated with a Si-CMOS ROIC: a 80x80 VPD PbSe FPA

Chemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition

Figure 7 Dynamic range expansion of Shack- Hartmann sensor using a spatial-light modulator

LED Cost and Technology Trends: How to enable massive adoption in general lighting

Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process

The Products. 2.4 Filters and Windows Basic Principles

Micro-sensors - what happens when you make "classical" devices "small": MEMS devices and integrated bolometric IR detectors

MASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

Chapter 3 Fabrication

Tape Automated Bonding

Fabrication Techniques of Optical ICs

GSM OPTICAL MONITORING FOR HIGH PRECISION THIN FILM DEPOSITION

zforce AIR Touch Sensor Specifications

Semiconductor Process Diagnosis and Prognosis for DSfM

Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS)

CHAPTER 11: Testing, Assembly, and Packaging

Assembly Instructions for SCA6x0 and SCA10x0 series

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

Surface Mount 905 nm Pulsed Semiconductor Lasers High Power Laser-Diode Family for Commercial Range Finding

SAMPLE SLIDES & COURSE OUTLINE. Core Competency In Semiconductor Technology: 2. FABRICATION. Dr. Theodore (Ted) Dellin

Industrial technology Innovation for success Customized solutions for industrial applications

True Three-Dimensional Interconnections

Thermopile Sensor TPS 232 / 3214

Miniaturization trends in medical imaging enabled by full wafer level integration if micro camera modules

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

Bandpass Interference Filters

Silicon Light Machines Patents

CLUSTERLINE RAD VERSATILE DYNAMIC SPUTTER SYSTEM OPTOELECTRONICS, MEMS, PHOTONICS, WIRELESS

Semiconductor Back-Grinding

New fabrication and packaging technologies for CMOS pixel sensors: closing gap between hybrid and monolithic

High Performance Thin Film Optical Coatings Technical Reference Document 09/13. Coatings Capabilities. Heat Control - Hot Mirror Filters

Series T7250-T7258, T9250-T9258, T7001-T7013, T9301-T9313 Extended Temperature/COTS XO, 3.3V

Wafer Level Micropackaging for RF MEMS Switches

Nanostencil Lithography and Nanoelectronic Applications

Laser Solder Attach for Optoelectronics Packages

Assembly Instructions for SCC1XX0 series

Application Note AN-1011

Low-Cost Far-Infrared FPA based on High-Volume Pressure Sensor Process

IMAGE SENSOR EVOLUTION AND ENABLING 3D TECHNOLOGIES

Flip-Chip Integration of 2-D 850 nm Backside Emitting Vertical Cavity Laser Diode Arrays

SUSS MA/BA Gen4 Series COMPACT MASK ALIGNER PLATFORM FOR RESEARCH AND LOW-VOLUME PRODUCTION

Chapter 7 Introduction to 3D Integration Technology using TSV

FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS. Application Area. Quality of Life

Transcription:

Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1

Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production and R&D Location in Berlin, Germany Winner 'Material Award' of the IC Industry Awards in 2009 Worldwide services in Europe, Asia and US Funded among others by the state of Saxony through TGFS 2

What we do Hermetic Structured Borosilicate Glass Layers for Packaging of Opto-electronics, MEMS, MOEMS on Wafer-Level 3

Key advantages of Lithoglas Hermetic Structured Borosilicate Glass Layers as known from lab equipment excellent chemical resistance very low moisture absorption transparent, temperature-stable hard, scratch resistant 4

Key advantages of Lithoglas Hermetic Structured Borosilicate Glass Layers film thicknesses of 100nm 20µm 3µm glass layer on KOH-etched Si-groove adhesion verified on various surfaces precise perpetuation of topography CTE matched to silicon, glass wafers 5

Key advantages of Lithoglas Hermetic Structured Borosilicate Glass Layers gentle structuring by lift-off technique protection of surface qualities high degree of design freedom 6

Key advantages of Lithoglas Hermetic Structured Borosilicate Glass Layers hermeticity proven by: temperature-humidity-storage (THS 85 C/85%, 8000h) Helium leak test (MIL-STD 883 Method 1014) 7

Key advantages of Lithoglas Hermetic Structured Borosilicate Glass Layers Plasma-Assisted E-Beam Evaporation unique deposition process for glass very low substrate temperatures (< 80 C) yielding dense, transparent glass layers batch processing for various substrate sizes: 4 to 8 8

Key advantages of Lithoglas Technology: Deposition of Borosilicate Glass Thin Films hermetic moisture resistant, long-term stable robust temperature resistant, excellent chemical stability compatible low processing temperatures, RoHS compliant, matched thermal behavior to silicon mature controlled layer stress, uniformity, repeatability 9

Products and Services Solutions: surface passivation 10 semi-finished products wafer-level-capping

Solution: surface passivation Immediate protection of the chip surface Lithoglas Coatings hermetic sealing of chip surface by thin glass film application on wafer-level in cleanroom environment structuring of glass by gentle lift-off processing reduced packaging effort / costs 11 Glass!

Solution: surface passivation Flip-Chip Redistribution using Lithoglas polymers for dielectric and surface passivation replaced by glass RDL in copper and aluminum realized UBM formation on top of glass advantage of matched CTE to silicon 12

Solution: semi-finished products Lithoglas Substrates glass caps for optical/mems packaging substrates for hermetic bonding (anodic) structures for microfluidics 13

Solution: semi-finished products Lithoglas Substrates Full Glass Cap glass rim on glass lid improved reliability standard lid material: glass, quartz, sapphire stand-off heights < 20 µm ± 1 µm optical coatings like AR, IR, apertures feasible appl.: optical, eg. detectors, imagers Wafer-level CSP glass cap opto chip board bonded glass caps for COB packaging 14

Solution: wafer-level-capping Encapsulation of sensitive devices on wafer-level Lithoglas µcapping encapsulation of sensitive chip areas in early stage of packaging in cleanroom environment (class 10) Sensitive Area exact cavity stand-off height / placement Singulated Chip Wire Bond Pads 15 Glass Cap

Solution: wafer-level-capping Encapsulation of sensitive devices on wafer-level Lithoglas µcapping singulation of capped chips easily integrated in standard COB-packaging requirements on cleanliness in the following packaging steps reduced placement on lead frame wire bonding of contacts molding of device 16

Solution: wafer-level-capping Encapsulation of sensitive devices on wafer-level Lithoglas µcapping excellent reliability results even with adhesive bonding Glass Bond Frame excellent diffusion barrier Adhesive Bond Line very thin bond line long diffusion path 17

Solution: semi-finished products Lithoglas Substrates Silicon Cap for Anodic Bond glass film on etched silicon structures hermetic encapsulation stand-off heights > 100 µm ± 5 µm Silicon Cap typ. appl.: MEMS MEMS Device Glass Bond Layer e.g. as replacement for glass frit 18

Solution: semi-finished products Lithoglas Substrates Silicon Cap for Anodic Bond bonding of silicon to silicon (8 ) with 5 µm glass film (on 100nm SiO2) bonding with 3 voltage steps: 20 V, 40 V, 60 V bonding temperature: 400 C bonding time: 10 min charge separation > 1000 mc Lithoglas Glass Film 19 Bond Chart

Solution: semi-finished products Lithoglas Substrates Glass-Coated Wafers for Anodic Bond borosilicate glass coating on standard silicon wafers (4 to 8 ) borosilicate glass coating on other materials (quartz, sapphire) acc. to customer specification structured borosilicate glass coatings acc. to customer design typ. appl.: anodic bond silicon-to-silicon or other materials MEMS Sensor Source: GE Silicon with Lithoglas wafer sizes up to 8 available 20 Lithoglas on structured silicon e.g. replacement of glass wafers in MEMS

Solution: semi-finished products Lithoglas Substrates Hybrid Silicon-Glass Cap silicon rim on glass lid (anodic bond) hermetic optical cap stand-off heights > 100 µm ± 5 µm optical coatings like AR, IR, apertures feasible typ. appl.: detectors, LED, MOEMS glass silicon hybrid cap chip submount encapsulation of mounted device with hybrid cap 21

Summary Lithoglas for packaging applications enables plastic molded packages with high reliability reduction of package size and packaging costs proven and widely compatible technology, excellent material properties avoids expensive materials and processes enables new packaging concepts / new products 22

Products and Services Overview Lithoglas Coatings micro-structured glass thin films on customer wafers / customized design Lithoglas Substrates micro-structured glass thin films on almost any substrate Lithoglas µcapping customized wafer-level glass encapsulation MSG Lithoglas GmbH Maria-Reiche-Str. 1 01109 Dresden, Germany www.lithoglas.de / info@lithoglas.de 23