PD 97344 Applications l High Efficiency Synchronous Rectification in SMPS l Uninterruptible Power Supply l High Speed Power Switching l Hard Switched and High Frequency Circuits Benefits l Improved Gate, Avalanche and Dynamic dv/dt Ruggedness l Fully Characterized Capacitance and Avalanche SOA l Enhanced body diode dv/dt and di/dt Capability l LeadFree G IRFS377PPbF D S V DSS HEXFET Power MOSFET R DS(on) typ. max. I D I D (Package Limited) D S SS G S S D 2 Pak 7 Pin 75V 2.mΩ 2.6mΩ 26A 24A G D S Gate Drain Source Absolute Maximum Ratings Symbol Parameter Max. Units I D @ T C = 25 C 26 Continuous Drain Current, V GS @ V I D @ T C = C Continuous Drain Current, V GS @ V 9 A I D @ T C = 25 C Continuous Drain Current, V GS @ V (Package Limited) 24 I DM Pulsed Drain Current c 6 P D @T C = 25 C Maximum Power Dissipation 37 W Linear Derating Factor 2.5 W/ C V GS GatetoSource Voltage ± 2 V dv/dt Peak Diode Recovery e 3 V/ns T J Operating Junction and 55 to 75 C T STG Storage Temperature Range Soldering Temperature, for seconds (.6mm from case) Mounting torque, 632 or M3 screw 3 lbxin (.Nxm) Avalanche Characteristics E AS (Thermally limited) Single Pulse Avalanche Energy d 32 mj I AR Avalanche Current c See Fig. 4, 5, 22a, 22b, A E AR Repetitive Avalanche Energy f mj Thermal Resistance Symbol Parameter Typ. Max. Units R θjc JunctiontoCase jk.4 C/W R θja JunctiontoAmbient (PCB Mount) ij 4 www.irf.com /7/8
IRFS377PPbF Static @ (unless otherwise specified) Symbol Parameter Min. Typ. Max. Units V (BR)DSS DraintoSource Breakdown Voltage 75 V V (BR)DSS / T J Breakdown Voltage Temp. Coefficient.83 V/ C R DS(on) Static DraintoSource OnResistance 2. 2.6 mω V GS(th) Gate Threshold Voltage 2. 4. V I DSS DraintoSource Leakage Current 2 µa 25 I GSS GatetoSource Forward Leakage na GatetoSource Reverse Leakage R G(int) Internal Gate Resistance 2. Ω Dynamic @ (unless otherwise specified) Symbol Parameter Min. Typ. Max. Units gfs Forward Transconductance 26 S Q g Total Gate Charge 6 24 nc Q gs GatetoSource Charge 38 Q gd GatetoDrain ("Miller") Charge 57 Q sync Total Gate Charge Sync. (Q g Q gd ) 3 t d(on) TurnOn Delay Time 7 ns t r Rise Time 8 t d(off) TurnOff Delay Time t f Fall Time 64 C iss Input Capacitance 92 C oss Output Capacitance 85 C rss Reverse Transfer Capacitance 4 pf C oss eff. (ER) Effective Output Capacitance (Energy Related)h 5 C oss eff. (TR) Effective Output Capacitance (Time Related)g 5 Diode Characteristics Symbol Parameter Min. Typ. Max. Units I S Continuous Source Current 26 A Conditions V GS = V, I D = 25µA Reference to 25 C, I D = 5mAc V GS = V, I D = 6A f V DS = V GS, I D = 25µA V DS = 75V, V GS = V V DS = 75V, V GS = V, T J = 25 C V GS = 2V V GS = 2V Conditions V DS = 25V, I D = 6A I D = 6A V DS = 38V V GS = V f I D = 6A, V DS =V, V GS = V V DD = 49V I D = 6A R G = 2.7Ω V GS = V f V GS = V V DS = 5V ƒ =.MHz V GS = V, V DS = V to 6V h V GS = V, V DS = V to 6V g Conditions MOSFET symbol (Body Diode) showing the I SM Pulsed Source Current 6 integral reverse G (Body Diode)c pn junction diode. V SD Diode Forward Voltage.3 V, I S = 6A, V GS = V f t rr Reverse Recovery Time 52 ns V R = 64V, 63 T J = 25 C I F = 6A Q rr Reverse Recovery Charge nc di/dt = A/µs f 6 T J = 25 C I RRM Reverse Recovery Current 3.8 A t on Forward TurnOn Time Intrinsic turnon time is negligible (turnon is dominated by LSLD) D S Notes: Repetitive rating; pulse width limited by max. junction temperature. Limited by T Jmax, starting, L =.26mH R G = 25Ω, I AS = 6A, V GS =V. Part not recommended for use above this value. ƒ I SD 6A, di/dt 42A/µs, V DD V (BR)DSS, T J 75 C. Pulse width 4µs; duty cycle 2%. C oss eff. (TR) is a fixed capacitance that gives the same charging time as C oss while V DS is rising from to 8% V DSS. C oss eff. (ER) is a fixed capacitance that gives the same energy as C oss while V DS is rising from to 8% V DSS. When mounted on " square PCB (FR4 or G Material). For recom mended footprint and soldering techniques refer to application note #AN994. ˆ R θ is measured at T J approximately 9 C. R θjc value shown is at time zero. 2 www.irf.com
C, Capacitance (pf) V GS, GatetoSource Voltage (V) I D, DraintoSource Current (A) R DS(on), DraintoSource On Resistance (Normalized) I D, DraintoSource Current (A) I D, DraintoSource Current (A) IRFS377PPbF VGS TOP 5V V 8.V 7.V 6.V 5.5V 4.8V BOTTOM 4.5V VGS TOP 5V V 8.V 7.V 6.V 5.5V 4.8V BOTTOM 4.5V 4.5V 4.5V 6µs PULSE WIDTH Tj = 25 C. V DS, DraintoSource Voltage (V) 6µs PULSE WIDTH Tj = 75 C. V DS, DraintoSource Voltage (V) Fig. Typical Output Characteristics Fig 2. Typical Output Characteristics 2.5 I D = 6A V GS = V T J = 75 C 2..5. V DS = 25V 6µs PULSE WIDTH. 2 3 4 5 6 7 8 V GS, GatetoSource Voltage (V) Fig 3. Typical Transfer Characteristics.5 6 4 2 2 4 6 8 2468 T J, Junction Temperature ( C) Fig 4. Normalized OnResistance vs. Temperature V GS = V, f = MHZ C iss = C gs C gd, C ds SHORTED C rss = C gd C oss = C ds C gd C iss 4. 2.. I D = 6A V DS = 6V V DS = 38V C oss 8. 6. C rss 4. 2.. 25 5 75 25 5 75 2 225 V DS, DraintoSource Voltage (V) Q G, Total Gate Charge (nc) Fig 5. Typical Capacitance vs. DraintoSource Voltage Fig 6. Typical Gate Charge vs. GatetoSource Voltage www.irf.com 3
Energy (µj) E AS, Single Pulse Avalanche Energy (mj) V (BR)DSS, I D, Drain Current (A) DraintoSource Breakdown Voltage (V) I SD, Reverse Drain Current (A) I D, DraintoSource Current (A) IRFS377PPbF T J = 75 C OPERATION IN THIS AREA LIMITED BY R DS (on) µsec DC msec msec V GS = V...5..5 2. V SD, SourcetoDrain Voltage (V) 3 25 Fig 7. Typical SourceDrain Diode Forward Voltage Limited By Package Tc = 25 C Tj = 75 C Single Pulse. V DS, DraintoSource Voltage (V) 95 9 Fig 8. Maximum Safe Operating Area Id = 5mA 2 5 85 8 5 75 25 5 75 25 5 75 T C, Case Temperature ( C) 3.5 3. 2.5 Fig 9. Maximum Drain Current vs. Case Temperature 7 6 4 2 2 4 6 8 2468 T J, Temperature ( C ) 4 2 Fig. DraintoSource Breakdown Voltage I D TOP 28A 5A BOTTOM 6A 2. 8.5 6. 4.5 2. 2 3 4 5 6 7 8 25 5 75 25 5 75 V DS, DraintoSource Voltage (V) Starting T J, Junction Temperature ( C) Fig. Typical C OSS Stored Energy Fig 2. Maximum Avalanche Energy vs. DrainCurrent 4 www.irf.com
E AR, Avalanche Energy (mj) Avalanche Current (A) IRFS377PPbF D =.5..2 Thermal Response ( Z thjc ) C/W...5.2. R R 2 R 3 R R 2 R 3 τ J τ J τ τ τ 2 τ 2 τ 3 τ 3 Ci= τi/ri Ci i Ri R 4 Ri ( C/W) τi (sec) R 4.83. SINGLE PULSE Notes: ( THERMAL RESPONSE ). Duty Factor D = t/t2 2. Peak Tj = P dm x Zthjc Tc. E6 E5.... t, Rectangular Pulse Duration (sec) Fig 3. Maximum Effective Transient Thermal Impedance, JunctiontoCase τ 4 τ 4 τ C τ.5878.86.5777.565.7478.92. Duty Cycle = Single Pulse Allowed avalanche Current vs avalanche pulsewidth, tav, assuming Tj = 5 C and Tstart =25 C (Single Pulse).5. 35 3 25 2 5 5 Allowed avalanche Current vs avalanche pulsewidth, tav, assuming Τj = 25 C and Tstart = 5 C..E6.E5.E4.E3.E2.E tav (sec) TOP Single Pulse BOTTOM.% Duty Cycle I D = 6A 25 5 75 25 5 75 Starting T J, Junction Temperature ( C) Fig 5. Maximum Avalanche Energy vs. Temperature Fig 4. Typical Avalanche Current vs.pulsewidth Notes on Repetitive Avalanche Curves, Figures 4, 5: (For further info, see AN5 at www.irf.com). Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T jmax. This is validated for every part type. 2. Safe operation in Avalanche is allowed as long ast jmax is not exceeded. 3. Equation below based on circuit and waveforms shown in Figures 6a, 6b. 4. P D (ave) = Average power dissipation per single avalanche pulse. 5. BV = Rated breakdown voltage (.3 factor accounts for voltage increase during avalanche). 6. I av = Allowable avalanche current. 7. T = Allowable rise in junction temperature, not to exceed T jmax (assumed as 25 C in Figure 4, 5). t av = Average time in avalanche. D = Duty cycle in avalanche = t av f Z thjc (D, t av ) = Transient thermal resistance, see Figures 3) P D (ave) = /2 (.3 BV I av ) = DT/ Z thjc I av = 2DT/ [.3 BV Z th ] E AS (AR) = P D (ave) t av www.irf.com 5
Q RR (A) I RR (A) Q RR (A) V GS(th), Gate threshold Voltage (V) I RR (A) IRFS377PPbF 4.5 4. 3.5 3 25 2 I F = 6A V R = 64V T J = 25 C 3. 2.5 2. I D = 25µA I D =.ma I D =.A 5.5 5. 75 5 25 25 5 75 25 5 75 T J, Temperature ( C ) 2 4 6 8 di F /dt (A/µs) Fig 6. Threshold Voltage vs. Temperature Fig. 7 Typical Recovery Current vs. di f /dt 3 25 I F = 6A V R = 64V 9 8 I F = 6A V R = 64V 2 T J = 25 C 7 T J = 25 C 5 6 5 4 5 3 2 2 4 6 8 2 4 6 8 di F /dt (A/µs) di F /dt (A/µs) Fig. 8 Typical Recovery Current vs. di f /dt Fig. 9 Typical Stored Charge vs. di f /dt 9 8 7 I F = 6A V R = 64V T J = 25 C 6 5 4 3 2 2 4 6 8 di F /dt (A/µs) Fig. 2 Typical Stored Charge vs. di f /dt 6 www.irf.com
IRFS377PPbF D.U.T ƒ Circuit Layout Considerations Low Stray Inductance Ground Plane Low Leakage Inductance Current Transformer Reverse Recovery Current Driver Gate Drive Period P.W. D.U.T. I SD Waveform Body Diode Forward Current di/dt D.U.T. V DS Waveform Diode Recovery dv/dt D = P.W. Period V GS =V V DD * R G dv/dt controlled by RG Driver same type as D.U.T. I SD controlled by Duty Factor "D" D.U.T. Device Under Test V DD ReApplied Voltage Body Diode Inductor Curent Current Forward Drop Ripple 5% I SD * V GS = 5V for Logic Level Devices Fig 2. Peak Diode Recovery dv/dt Test Circuit for NChannel HEXFET Power MOSFETs 5V tp V (BR)DSS V DS L DRIVER R G 2V V GS tp D.U.T I AS.Ω V DD A I AS Fig 22a. Unclamped Inductive Test Circuit Fig 22b. Unclamped Inductive Waveforms V DS R D V DS V GS D.U.T. 9% R G V DD VV GS Pulse Width µs Duty Factor. % % V GS t d(on) t r t d(off) t f Fig 23a. Switching Time Test Circuit Fig 23b. Switching Time Waveforms Current Regulator Same Type as D.U.T. Vds Id 5KΩ Vgs 2V.2µF.3µF V GS D.U.T. V DS Vgs(th) 3mA I G I D Current Sampling Resistors Qgs Qgs2 Qgd Qgodr Fig 24a. Gate Charge Test Circuit Fig 24b. Gate Charge Waveform www.irf.com 7
IRFS377PPbF D 2 Pak 7 Pin Package Outline Dimensions are shown in millimeters (inches) Note: For the most current drawing please refer to IR website at http://www.irf.com/package/ 8 www.irf.com
IRFS377PPbF D 2 Pak 7 Pin Part Marking Information 4 D 2 Pak 7 Pin Tape and Reel Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/ Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR s Web site. IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 9245, USA Tel: (3) 25275 TAC Fax: (3) 252793 Visit us at www.irf.com for sales contact information. /8 www.irf.com 9