SN75124 TRIPLE LINE RECEIVER

Similar documents
ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN75150 DUAL LINE DRIVER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

1 to 4 Configurable Clock Buffer for 3D Displays

description logic diagram (positive logic) logic symbol

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74LV04A-Q1 HEX INVERTER

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

CD54HC4015, CD74HC4015

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

Dual Voltage Detector with Adjustable Hysteresis

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

5-V Dual Differential PECL Buffer-to-TTL Translator

description/ordering information

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

3.3 V Dual LVTTL to DIfferential LVPECL Translator

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

CD54/74AC283, CD54/74ACT283

5-V PECL-to-TTL Translator

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

description/ordering information

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

CD74AC251, CD74ACT251

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

description logic diagram (positive logic) logic symbol

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

P-Channel NexFET Power MOSFET

description logic diagram (positive logic) logic symbol

PRECISION VOLTAGE REGULATORS

CD54HC7266, CD74HC7266

CD54HC147, CD74HC147, CD74HCT147

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

3.3 V ECL 1:2 Fanout Buffer

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

ORDERING INFORMATION PACKAGE

description/ordering information

SINGLE SCHMITT-TRIGGER BUFFER

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

L293, L293D QUADRUPLE HALF-H DRIVERS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

description/ordering information

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

SINGLE 2-INPUT POSITIVE-AND GATE

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

SN74LVC2G04-EP DUAL INVERTER GATE

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

description/ordering information

description/ordering information

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

CD54AC04, CD74AC04 HEX INVERTERS

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

description/ordering information

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

Transcription:

SN75124 TRIPLE LINE RECEIER Meets or Exceeds the Requirements of IBM System 360 Input/Output Interface Specification Operates From Single 5- Supply TTL Compatible Built-In Input Threshold Hysteresis High Speed... Typical Propagation Delay Time = 20 ns Independent Channel Strobes Input Gating Increases Application Flexibility Designed for Use With Dual Line Driver SN75123 Designed to Be Interchangeable With Signetics N8T24 SLLS058B SEPTEMBER 1973 REISED MAY 1995 1A 1B 2R 2S 2A 2B 2Y GND D OR N PACKAGE (TOP IEW) 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 CC 1S 1R 1Y 3A 3S 3R 3Y description The SN75124 triple line receiver is specifically designed to meet the input/output interface specifications for IBM System 360. It is also compatible with standard TTL logic and supply voltage levels. The SN75124 has receiver inputs with built-in hysteresis to provide increased noise margin for single-ended systems. An open line affects the receiver input as does a low-level input voltage, and the receiver input can withstand a level of 0.15 with power on or off. The other inputs are in TTL configuration. The S input must be high to enable the receiver input. Two of the line receivers have A and B inputs that, if both are high, hold the output low. The third receiver has only an A input that, if high, holds the output low. See the SN751730 for new IBM 360/370 interface designs. The SN75124 is characterized for operation from 0 C to 70 C. FUNCTION TABLE INPUTS A B R S OUTPUT Y H H X X L X X L H L L X H X H L X X L H X L H X H X L X L H B input and last two lines of the function table are applicable to receivers 1 and 2 only. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. IBM is a trademark of International Business Machines Corp. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1995, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

SN75124 TRIPLE LINE RECEIER SLLS058B SEPTEMBER 1973 REISED MAY 1995 logic symbol logic diagram (positive logic) 1R 1S 1A 1B 2R 2S 2A 2B 3R 3S 3A 14 15 1 2 3 4 5 6 10 11 12 & & & 1 1 13 1Y This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. 7 9 2Y 3Y 1R 1S 1A 1B 2R 2S 2A 2B 3R 3S 3A 14 15 1 2 3 4 5 6 10 11 12 13 1Y 7 2Y 9 3Y schematic (each receiver) CC 16 To Other Receivers 4 kω 800 Ω 58 Ω R 14, 3, 10 13, 7, 9 Y 15, 4, 11 S 8 GND To Other Receivers...CC bus 1, 5, 12 A 2, 6 B 4 kω B input is provided on receivers 1 and 2 only Resistor values shown are nominal. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN75124 TRIPLE LINE RECEIER SLLS058B SEPTEMBER 1973 REISED MAY 1995 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, CC (see Note 1)............................................................. 7 Input voltage, I : R input with CC applied................................................... 7 R input with CC not applied................................................ 6 A, B, or S input.......................................................... 5.5 Output voltage, O......................................................................... 7 Output current, I O...................................................................... ±100 ma Continuous total dissipation........................................... See Dissipation Rating Table Operating free-air temperature range, T A.............................................. 0 C to 70 C Storage temperature range, T stg................................................... 65 C to 150 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds............................... 260 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: oltage values are with respect to network ground terminal PACKAGE DISSIPATION RATING TABLE TA A 25 C DERATING FACTOR TA A = 70 C POWER RATING ABOE TA = 25 C POWER RATING D 950 mw 7.6 mw/ C 608 mw N 1150 mw 9.2 mw/ C 736 mw recommended operating conditions MIN NOM MAX UNIT Supply voltage, CC 4.75 5 5.25 A, B, or S 2 High-level input voltage, IH R 1.7 A, B, or S 0.8 Low-level input voltage, IL R 0.7 High-level output current, IOH 800 µa Low-level output current, IOL 16 ma Operating free-air temperature, TA 0 70 C POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

SN75124 TRIPLE LINE RECEIER SLLS058B SEPTEMBER 1973 REISED MAY 1995 electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT hys Hysteresis voltage (IT + IT ) R CC = 5, TA = 25 C 0.2 0.5 IK Input clamp voltage A, B, or S CC = 5, II 12 ma 1.5 I(BR) Input breakdown voltage A, B, or S CC = 5, II = 10 ma 5.5 IH = IHmin, OH High-level output voltage IOH = 800 µa, IH = IHmin, OL Low-level output voltage IOL = 16 ma, II Input current at maximum input voltage R IIH High-level input current IL = ILmax, See Note 2 IL = ILmax, See Note 2 26 2.6 I = 7 5 I = 6, CC = 0 5 A, B, or S I = 4.5 40 R I = 3.11 170 04 0.4 IIL Low-level input current A, B, or S I = 0.4, IR = 0.8 0.1 1.6 ma IOS Short-circuit output current 50 100 ma ICC Supply current All inputs = 0.8 72 All inputs = 2 100 ma Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second. NOTE 2: The output voltage and current limits are characterized for any appropriate combination of high and low inputs specified by the function table for the desired output. switching characteristics, CC = 5, T A = 25 C ma µa tplh tphl PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low-to-high-level output from R input 20 30 See Figure 1 ns Propagation delay time, high-to-low-level output from R input 20 30 PARAMETER MEASUREMENT INFORMATION CC 2.6 5 ns 5 ns Pulse Generator (see Note A) CL = 30 pf 84.5 Ω 1N3064 5 kω Output Input 10% Output 90% 1.5 tplh 90% 1.5 tphl 10% 1.5 1.5 2.6 0 OH See Note B OL TEST CIRCUIT OLTAGE WAEFORMS NOTES: A. The pulse generator has the following characteristics: ZO 50 Ω, PRR 5 MHz, duty cycle = 50%. B. CL includes probe and jig capacitance. Figure 1. Test Circuit and oltage Waveforms 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SN75124 TRIPLE LINE RECEIER TYPICAL CHARACTERISTICS SLLS058B SEPTEMBER 1973 REISED MAY 1995 O O Output oltage 4 3.5 3 2.5 2 1.5 1 CC = 5 ÏÏÏÏ No Load ÏÏÏÏ TA = 25 C RECEIER OUTPUT OLTAGE vs INPUT OLTAGE ÏÏÏÏ IT ÏÏÏ IT+ 0.5 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 I Input oltage Figure 2 2 APPLICATION INFORMATION A B C D 95-Ω Coaxial Cable E F 95 Ω 95 Ω Strobe 1/2 SN75123 A B 1/3 SN75124 Y Figure 3. Unbalanced Line Communication Using SN75123 and SN75124 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN75124N ACTIE PDIP N 16 25 Pb-Free (RoHS) SN75124NSR ACTIE SO NS 16 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU N / A for Pkg Type 0 to 70 SN75124N CU NIPDAU Level-1-260C-UNLIM 0 to 70 SN75124 Samples (1) The marketing status values are defined as follows: ACTIE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated