Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications

Similar documents
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

ISSN:

DESIGN OF LOW POWER AND HIGH GAIN BOOSTED OTA FOR HIGH FREQUENCY RADIO MODULATIONS AND TELECOMMUNICATION SYSTEMS

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

Design and implementation of two stage operational amplifier

Sensors & Transducers Published by IFSA Publishing, S. L.,

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Cascode Bulk Driven Operational Amplifier with Improved Gain

Design of High Gain Low Voltage CMOS Comparator

Low voltage, low power, bulk-driven amplifier

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Design and Simulation of Low Dropout Regulator

Design of High-Speed Op-Amps for Signal Processing

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

Study of Differential Amplifier using CMOS

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

A Design of Sigma-Delta ADC Using OTA

Low power high-gain class-ab OTA with dynamic output current scaling

LowPowerHighGainOpAmpusingSquareRootbasedCurrentGenerator

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Advanced Operational Amplifiers

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

A new class AB folded-cascode operational amplifier

Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product

Design of DC-DC Boost Converter in CMOS 0.18µm Technology

An Improved Recycling Folded Cascode OTA with positive feedback

You will be asked to make the following statement and provide your signature on the top of your solutions.

Performance Evaluation of Different Types of CMOS Operational Transconductance

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Design of Low Voltage Low Power CMOS OP-AMP

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

LOW POWER FOLDED CASCODE OTA

Design of Robust CMOS Amplifiers Combining Advanced Low-Voltage and Feedback Techniques

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Operational Amplifier with Two-Stage Gain-Boost

Operational Amplifiers

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

REVIEW OF FOLDED CASCODE & TELESCOPIC OP-AMP

You will be asked to make the following statement and provide your signature on the top of your solutions.

DESIGN OF RAIL-TO-RAIL OPERATIONAL AMPLIFIER USING XFAB 0.35µM PROCESS

Research and Design of Envelope Tracking Amplifier for WLAN g

ECEN 474/704 Lab 6: Differential Pairs

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

Design for MOSIS Education Program

Design and Simulation of Low Voltage Operational Amplifier

G m /I D based Three stage Operational Amplifier Design

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Design and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters

Atypical op amp consists of a differential input stage,

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Solid State Devices & Circuits. 18. Advanced Techniques

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

A NOVEL METHODOLOGY OF SIMULATION AND REALIZATION OF VARIOUS OPAMP TOPOLOGIES IN 0.18µm CMOS TECHNOLOGY USING MATLAB

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Design of Low-Dropout Regulator

ISSN:

High Voltage Operational Amplifiers in SOI Technology

Design of Low Voltage High Speed Operational Amplifier for Pipelined ADC in 90 nm Standard CMOS Process

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Operational Transconductance Amplifier Design for A 16-bit Pipelined ADC

DESIGNING OF CURRENT MODE INSTRUMENTATION AMPLIFIER FOR BIO-SIGNAL USING 180NM CMOS TECHNOLOGY

Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

A High Gain OTA with Slew Rate Enhancement Technique in 45nm FinFET Technology

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

Low Power High Speed Differential Current Comparator

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Transcription:

Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications Sarin V Mythry 1, P.Nitheesha Reddy 2, Syed Riyazuddin 3, T.Snehitha4, M.Shamili 5 1 Faculty, 2, 3, 4,5Graduate scholars ABSTRACT Department of Electronics and Communication Engineering, Christu Jyothi Institute of Technology and science, Yeshwanthapur, Jangaon, Warangal Dist, TelanganaState, India. The Operational Transconductance Amplifier (OTA) is the block with the highest power consumption in analog integrated circuits in many applications. Low power consumption is becoming more important in miniature devices, so it is a challenge to design a low power OTA. There is a trade-off between speed, gain and power for an OTA design since these parameters are contradicting each other. There are mainly four different types of OTAs: two stage OTAs, folded-cascode OTAs, telescopic OTAs, flavours of Gain boosted OTAs. The telescopic transconductance amplifier consumes less power compared with the other three transconductance amplifiers, so it is widely used in low power consumption applications. It has also high speed characteristics compared to other three topologies. In this paper Telescopic OTA is designed for 180nm Technology using cadence tool. This designed Telescopic OTA achieved gain 184.4dB, Phase Margin 168.85 degrees, UGB 10GHz which are the basic performance parameters of an OTA. KEYWORDS Operational Trans-conductance Amplifier (OTA), Telescopic OTA, Gain, Phase margin, UGB. 1. INTRODUCTION The OTA is basic building block usually used in designing many analog circuits such as data converters and Gm-C filters. Performance of Gm-C filters is related and based on to the OTA s performance. The OTA is a Transconductance device where the input voltage controls the output current, it means that OTA is a voltage controlled current source device whereas the op-amps are voltage controlled voltage source electronic devices. An OTA is basically an op-amp without output buffer, so it can only drive loads. An operational trans-conductance amplifier (OTA) is a voltage input current output amplifier. The input voltage V in and the output current I o are related to each other by a constant of proportionality and the constant of proportionality is the transconductance gm of the amplifier. Io = gm V (1) Where gm= Transconductance of OTA. V in = Differential input voltage 9

Figure 1 shows how to represent OTA symbolically. Figure 1: OTA symbol The transconductance g m of the OTA can be obtained by varying the value of the external controlling current I C. g m = KI C (2) Where K = suitable constant of proportionality Substituting equation (1) into equation (2), we get, I o = KV in I C (3) Equation (3) depicts that output current is proportional to the product of V in and I C. In general OTA consists of a differential transistor pair with a current mirror circuit acting as a load. As OTA operates on the principal of processing current rather than voltage, it is an inherently robust device. As g m can be controlled by changing the control current I c, the OTAs are suitable for electronically programmable functions. In this paper Telescopic OTA is designed to satisfy High Gain. 2. CIRCUIT IMPLEMENTATION 2.1 Design of Telescopic Operational Transconductance amplifier 10

Figure 2: Telescopic OTA Telescopic OTA shown in Figure 2 comprises of 11 MOSFETS out of which Mb1,M9,M1,M2,M3,M4 are NMOS and Mb2,M5,M6,M7,M8 are PMOS. It consists of M1; M2 as differential circuit. The Telescopic operational amplifier topology comprises of two current mirrors which are used to obtain the drain current of M7 and M9.Vdd is the source voltage, Vb1 and Vb2 are biasing voltages and Vin is the input voltage. Here designing part of a circuit is started from the ground level since NMOS are good current sinks and PMOS are good current source. Since PMOS channel width is greater than NMOS channel width so PMOS is connected to supply and NMOS to ground level. 3V supply is given to M9 and each cascode branch is equal to 1.5v M9 Transistor has a capacity of 3mA.Mb1 &Mb2 has a capacity of 330µamp. Current (M1+M2) = M9 Designing a electronics circuit can be defined as converting netlist to transistors structure. Modelling is the first step of designing. Modelling is necessarily used to convert the nonlinear circuit to linear circuit. Modelling is of two types: 2.2 Large Signal Modelling: (i)large Signal Modelling (ii)small Signal Modelling It is used with the dc supply. 1. The First step in the large signal modelling is to know the transistor s operating region. 2. As the respective Operating Regions is found then fix the terminal voltages. Voltage Swing at X=1.5v & Y=1.5v 3. Then now fix the overdrive voltage i.e. Vod7 + vod5 +vod3+vod1+vod9=1.5v Here since M9 carrying the largest current we choose approximately Vod9=0.5v and rest leaving 1v for four transistors. 4. M5 & M8 has low mobility so we allocate an overdrive voltage of approximately 300mv. 5. Then identify the current equation I d α W/L The circuit diagram of Telescopic OTA comprises of 11MOSFETS out of which Mb1,M9,M1,M2,M3,M4 are NMOS and Mb2,M5,M6,M7,M8 are PMOS. Depending upon the operative region in which the respective transistor exists identify the respective Current equations. 6. Find the aspect ratios for all MOSFETS From the libraries of the CADENCE tool we obtain the respective parameters. FOR NMOS (i) 1.0µ < Gate length < = 20µ (ii)10µ < Gate Width < = 100µ (iii) V tho = 0.45 (iv) µ n = 0.045 (v) tox = 4.0 FOR PMOS (i) 1.0µ < Gate length < = 40µ (ii) 1µ < Gate Width < = 100µ 11

(iii) Vtho =- 0.44 (iv) µp = 0.011 (v) tox = 4.0 Eox = 3.45 F/M (For both PMOS & NMOS) FOR M9 & Mb1: ID = µncox (W/L) We know that Cox = Eox/tox =3.45 /4.0 After substituting the respective parameters in the current equation we get ID = 0.045 3.45 /4.0 (W/L) 3 = 0.045 3.45 /4.0 (W/L) (W/L) = 15.41 FOR M3 & M4: ID = µncox (W/L) We know that Cox = Eox/tox =3.45 /4.0 Substituting the respective parameters in the current equation we get ID = 0.045 3.45 /4.0 (W/L) 1.5 = 0.045 3.45 /4.0 (W/L) (W/L) = 19.32 FOR M5, M6, M7, M8 & Mb1: ID = µncox (W/L) We know that Cox = Eox/tox =3.45 /4.0 Substituting the respective parameters in the current equation we get ID = 0.045 3.45 /4.0 (W/L) 1.5 = 0.045 3.45 /4.0 (W/L) (W/L) = 52.70 FOR M1 & M2: ID = µncox (W/L) We know that Cox = Eox/tox =3.45 /4.0 After substituting the respective parameters in the current equation we get ID = 0.045 3.45 /4.0 (W/L) 1.5 = 0.045 3.45 /4.0 (W/L) (W/L) = 19.5 The respective aspect ratio values of all MOSFETs are shown in Table 1. MOS Aspect ratios Mb2 15.41 M9 15.41 M1 19.5 M2 19.5 M3 19.32 M4 19.32 M5 52.70 M6 52.70 M7 52.70 M8 52.70 Mb2 52.70 12

Table 1: Aspect Ratios 3. SIMULATION RESULTS The CMOS Telescopic operational transconductance amplifier is simulated on Cadence software for 180nmTechnology for obtaining different parameter such as UGB (Unit gain bandwidth), gain, phase margin etc. One of our main objectives is to achieve High Gain. After designing the conventional circuit and simulating, the Gain achieved is 55db. In order to improve the gain we added matching compensative passive capacitor, as a result after simulation for the capacitance of value 1pF the Gain achieved is 182.9db, for the capacitance of value 2pF the Gain achieved is 183.9db,, for the capacitance of value 3pF the Gain achieved is 184.15db. The Simulation results are shown in Fig 3, 4, 5, 6, 7, 8, 9 and all results are summarised in Table 2. Fig 3: Telescopic OTA design in Cadence Fig 4: Symbol 13

Fig 5: gain 55db without adding compensative passive Capacitor Fig 6: 184.15 db Gain at 3p F 14

Fig 7:183.9 db Gain at 2pF Fig 8:182.9 db Gain at 1pF Fig 9: Noise Response Parameter Technology UGB CL Gain Phase Margin Supply Voltage Result 180nm 10GHz 1pF,2pF,3pF 182.9dB at 1pF 183.9dB at 2pF 184.4dB at 3pF 171º out of phase at 1pF 174 º out of phase at 2pF 168.85º out of phase at3pf 3V Table 2: Simulation Results 15

4. CONCLUSION The design and experimental results of a telescopic OTA has been presented. The proposed telescopic OTA can achieve a maximum gain of 184.15db, Phase Margin 168.25 degrees, UGB 10GHz at a power supply of 3V. ACKNOWLEGEMENT We feel obliged to take this opportunity to thank our Professor Mr.Sarin V Mythry of Christu Jyothi Institute of Technology And Science (CJITS), Jangaon, for taking keen interest and providing base, encouragement to our research work and paper publication as a part of our academic project. We would also like to thank CJITS, Jangaon for encouraging our work towards research. REFERENCES [1] W. Singor & W. M. Snelgrove, Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz, IEEE J. of Solid-State Circuits, vol. 30, no. 3, pp.184-192, March 1995. [2] S. Bazarjani & M. Snelgrove, A 40 MHz IF Fourth-order Double-Sampled SC Bandpass Sigma-Delta Modulator, Proceedings of IEEE International Symp. on Circuits & Systems, June 1997. [3] A. K. Ong & B. A. Wooley, A two-path bandpass Sigma Delta modulator for digital IF extraction at 20 MHz, IEEE J. of Solid-State Circuits, vol. 32, no. 12, pp.1920-34, Dec. 1997. [4] Kalpesh B. Pandya, Kehul A. shah Design and analysis of CMOS telescopic operational transconductance amplifier for 0.35μm technology international journal of science and research, volume 2, issue 3, page(s):87-90, march 2013. [5] Issac Hsu and Howard C. Luong. A 70-MHz Continuous-timeCMOS Band-pass ΣΔ Modulator for GSM Receivers ISCAS 2000 IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, volume 3, page(s): 750-753, May 28-31, 2000. [6] Kush gulati and Hae-seung lee A high-swing CMOS telescopic operational amplifier IEEE journal of solid-state circuits, volume 33, no.12, page(s):2010-2019, December 1998. [7] Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, 2nd edition, New York: Oxford University Press, 2004. 16