DESIGN AND ANALYSIS OF SECOND GENERATION CURRENT CONVEYOR BASED LOW POWER OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

Similar documents
INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)

BAND PASS DESIGN WITH FLOATING RESISTOR SIMULATION APPLICATION AS FEEDBACK USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) HIGH-SPEED 64-BIT BINARY COMPARATOR USING NEW APPROACH

A NEW CMOS DESIGN AND ANALYSIS OF CURRENT CONVEYOR SECOND GENERATION (CCII)

ISSN: [Tahseen* et al., 6(7): July, 2017] Impact Factor: 4.116

Analysis of CMOS Second Generation Current Conveyors

Design of High Gain Low Voltage CMOS Comparator

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

International Journal of Advance Engineering and Research Development

Design and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

A Novel Super Transistor-Based High- Performance CCII and Its Applications

Efficient Current Feedback Operational Amplifier for Wireless Communication

A STUDY ON SECOND GENERATION CURRENT CONVEYOR. Nemthianhoi Zou P 1, Anil Kumar Gautam 2. & Technology Itanagar, India

Sensors & Transducers Published by IFSA Publishing, S. L.,

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

Operational Amplifier with Two-Stage Gain-Boost

DVCC Based Current Mode and Voltage Mode PID Controller

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

A new class AB folded-cascode operational amplifier

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

Design of High-Speed Op-Amps for Signal Processing

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

International Journal of Electronics and Communication Engineering & Technology (IJECET), INTERNATIONAL JOURNAL OF ELECTRONICS AND

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

A 6.0 GHZ ICCO (INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR) WITH LOW PHASE NOISE

Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida

CMOS Operational-Amplifier

Design of Low Voltage Low Power CMOS OP-AMP

High Voltage Operational Amplifiers in SOI Technology

Novel CCII-based Field Programmable Analog Array and its Application to a Sixth-Order Butterworth LPF

A Design of Sigma-Delta ADC Using OTA

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Simulation and Analysis of Current Conveyor using 0.18um CMOS Technology

Design of Operational Amplifier in 45nm Technology

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

Cascode Bulk Driven Operational Amplifier with Improved Gain

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

REALIZATION OF SOME NOVEL ACTIVE CIRCUITS SYNOPSIS

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

LOW POWER FOLDED CASCODE OTA

SALLEN-KEY FILTERS USING OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

An Improved Recycling Folded Cascode OTA with positive feedback

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

A Novel Design Based Approach of High Performance CMOS Based Comparator Using PSpice

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

Design of a MIMO System for Interference Reduction in a Laptop System. EECS 522 Final Project Group 1 Roland Florenz Maksym Kloka Ben Sutton

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

CMOS Operational-Amplifier

Improved PSRR and Output Voltage Swing Characteristics of Folded Cascode OTA

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product

International Journal of Scientific & Engineering Research, Volume 7, Issue 12, December ISSN

A Low Power Low Voltage High Performance CMOS Current Mirror

A CMOS Low-Voltage, High-Gain Op-Amp

Common Mode Feedback for Fully Differential Amplifier in ami06 micron CMOS process

Study of Differential Amplifier using CMOS

MULTI-OBJECTIVE OPTIMIZATION METHODOLOGY FOR EFFICIENT CMOS OPERATIONAL AMPLIFIER IN THE DESIGN OF LOW POWER 2ND ORDER DT SIGMA DELTA MODULATOR

A CMOS current-mode operational amplifier

Ultra Low Static Power OTA with Slew Rate Enhancement

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design of Analog CMOS Integrated Circuits

LOW VOLTAGE / LOW POWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER FOR PORTABLE ECG

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Design for MOSIS Education Program

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING

International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: Vol.7, No.2, pp ,

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Performance Evaluation of Different Types of CMOS Operational Transconductance

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu

Current Controlled Current Conveyor (CCCII) and Application using 65nm CMOS Technology

A High Gain OTA with Slew Rate Enhancement Technique in 45nm FinFET Technology

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

Transcription:

INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) International Journal of Electrical Engineering and Technology (IJEET), ISSN 0976 6545(Print), ISSN 0976 6545(Print) ISSN 0976 6553(Online) Volume 6, Issue 4, April (2015), pp. 09-15 IAEME: www.iaeme.com/ijeet.asp Journal Impact Factor (2015): 7.7385 (Calculated by GISI) www.jifactor.com IJEET I A E M E DESIGN AND ANALYSIS OF SECOND GENERATION CURRENT CONVEYOR BASED LOW POWER OPERATIONAL TRANSCONDUCTANCE AMPLIFIER ABSTRACT Roma Rani 1, Pankaj Rai 2, Jyoti Athiya 3 1,2 Department of Electrical Engineering, B.I.T. Sindri, Dhanbad Jharkhand 828123, India 3 Department of Electronics & Comm. Engineering B.I.T. Sindri, Dhanbad Jharkhand 828123, India The paper deals with current conveyor based design criteria for low power Miller operational transconductance amplifier. Its transconductance has been controlled by using second generation current conveyor (CCII), replacing input bias current (I bias ). Current-mode based electronics devices becoming more popular than with voltage mode. The performance is obtained through PSPICE simulations which show the usability of the proposed circuit for high frequencies. The proposed circuit is implemented using 0.35 µm AMS CMOS technology. The power consumption of proposed circuit is reduced to 2.7µW with settling time 4.4ns and achieves high 106 db gain using 1.5V supply voltage. Key Words: CMOS, Operational Transconductance Amplifier (OTA), CCII, Low Power I. INTRODUCTION The second-generation current conveyor (CCII) proposed by Sedra and Smith [1], [2] has proved to be a functional block of current conveyor. CCII circuits have been widely used in low power and high speed circuit like filter and converter. The CCII is a three terminal device derived by interconnecting the voltage a current followers. The Y terminal is a high impedance terminal while the X terminal is a low impedance one. The input voltage Vy applied across the Y terminal is conveyed to the voltage Vx across the X terminal; i.e. (Vx=Vy). 9

Fig.1 Matrix representation and circuit diagram of current conveyor The OTA is a basic building block in most of analogue circuit with linear input-output characteristics, which is widely used in analog circuit such as neural networks, Instrumentation amplifier, ADC and Filter circuit. The OTA is an amplifier whose differential input voltage produces an output current. An OTA is similar to a standard operational amplifier which has a high impedance differential input stage and that it may be used with negative feedback [4],[5]. However, the threshold voltage is not reduced proportionally with the supply voltage; thus the threshold voltage is becoming a restraint for many analog circuits. Some special techniques are used to overcome the size of the threshold voltage, e.g. floating gate transistors, bulk-driven transistors and low threshold transistors. The work focuses on the analysis, design and implementation of CMOS Miller operational Transconductance Amplifier (OTA) and Current Conveyor Based OTA. In this method, current conveyor based circuit is used replacing I bias. The design procedure targeted best performance in terms of power consumption (µw), dc gain (db), settling time(ns) and phase margin (degree) showing the best results. The process parameters were obtained through the AMS 0.35 µm CMOS technology. Current conveyor based OTA design optimizes the gain from previous [6]. This paper is organized as follows: Section 2 addresses the design concept of Miller OTA and current conveyor based OTA and its main features in detail. The Simulation results of this circuit implementation, including comparison with both circuits are shown in section 3. Finally, Section 4 presents our conclusion and future scope of this circuit. II. 1 MILLER OTA BASED CIRCUIT REALIZATION The basic circuit diagram of two-stage Miller CMOS differential amplifier is often desired as the first stage in an op-amp due to its differential input to single-ended output conversion and its high gain. The input devices of the differential pair are formed by P-channel MOSFETs M4 and M5. Either N-channel MOSFET (NMOS) or P-channel (PMOS) input devices can be used. However, PMOS input devices are used more often thanks to improved slew rate and reduced flicker time noise [7]. The use of PMOS input devices also provides reduced power supply rejection due to the current mirrors, and low sensitivity to change in power supply. This first stage of op-amp also had the current mirror circuit formed by an N-channel MOSFETs, M1 and M2. The transistor M3 serves as a P-channel common source amplifier which is the second stage of op-amp. The current Ibias of the op-amp circuit goes through current mirrors formed by P-channel MOSFETS, M6, M7 and M8. It is designed to produce a current of 100 µa. 10

Transistor W /L(µm) M1,M2 10/1 M4,M5 24/1 M6,M7 41/1 M8 220/1 M3 148/1 Table 1: Miller OTA transistor dimensions Fig.2 Equivalent circuit Diagram of OTA Fig.3 Miller OTA based circuit II. 2 PROPOSED CURRENT CONVEYOR BASED OTA CIRCUIT REALIZATION The CCII + [1], [2] structure begins with the differential input wide range transconductance amplifier. The CMOS realization of current conveyor based OTA circuit shown in Fig 4; consists of CCII+ circuit in place of I bias current source. The main advantage of this circuit depends on the performance of CCII, which has wide bandwidth obtained with relatively low biasing currents. The current conveyor was defined as a three-port device. If a voltage is applied to terminal Y, an equal potential will appear on the input terminal X. An input current I being forced into the terminal X will result an equal amount of current flowing into terminal Y. The current I will be conveyed to output terminal Z such that terminal Z has the characteristics of a current source, of value I with high output impedance. Potential of X being set by that of Y, is independent of the current being forced into port X. 11

Fig. 4 CCII based OTA circuit Transistor W /L(µm) M1,M2 15/1 M4,M5 24/1 M6,M7 46/1 M3 150/1 M8 230/1 Table 2: CCII+ based OTA Transistor Dimension Fig.5 Equivalent circuit diagram of CCII+ based OTA III. SIMULATION RESULTS AND COMPARISONS The simulated results of transfer function of Miller OTA and CCII+ based OTA are shown in Fig.6 and Fig.7 12

Fig.6 -Simulated transfer function of Miller OTA Fig.7 - Simulated transfer function of Current Conveyor based OTA Fig.8 Graphical representation of settling time of Miller OTA 13

Fig.9 Graphical representation of settling time of CCII+ based OTA Table 3- Comparison of simulated results of the Miller OTA and Current conveyor based OTA Parameters Two stage Miller OTA CCII+based OTA Technology AMS.35 µm technology AMS.35 µm technology Dc Gain 98dB 106dB Phase Margin 82.74 91 Power consumption 3.5 mw 2.74µW Settling Time (Desired band=2%) 63ns 4.4ns Supply voltage 1.5V 1.5V IV. CONCLUSION Design of OTA is very important in analog and mixed signal systems as there is a great need of high gain, low power consumption and high speed, to improve the circuit performance In this paper the goal to reach high gain and high speed has been fulfilled. Behavioral simulations indicated that gain has been increased up to 106 db. The design technique proposed in this paper combines better performance with simplicity of design related to modifications in Miller OTA. Future work would involve the addition of third generation current conveyor in place of I bias which will increase the gain bandwidth product and reduce power consumption which are the basic need of today s analogue circuit. V. REFERENCES 1. K. Smith, A. Sedra, The current-conveyor - a new circuit building block, IEEE Proc., vol. 56, pp. 1368-69, 1968. 2. A. Sedra, K. Smith, A second-generation current-conveyor and its applications, IEEE Trans., vol. CT-17, pp.132-134, 1970 3. A. Fabre, Third-generation current conveyor: a new helpful active element, Electronics Letters, vol. 31, pp. 338-339, March 1995. 4. Houda Daoud, samir Ben Salem, Sonia Zouari, Mourad Louiou Folded cascode OTA for Wide Band Applications IEEE 2006 14

5. Mr.Bhavesh H.Soni, Ms.Rasika N.Dhavse Design Operational Transconductance Amplifier Using 0.35µm Technology International Journal of Wisdom Based Computing, Vol.1 (2), August 2011) 6. Radwene Laajimi, Nawfil Gueddah, Mohamed Masmoudi A novel design method of two stage CMOS OTA used for wireless sensor receiver(published in International journal of computer applications, volume 39,no-11,feb 2012)-Technological specification of OTA. 7. David Johns and Kenneth W. Martin: "Analog Integrated Circuit Design" John Wiley & Sons, 1997. 8. E.J, Duarte-Melo and Mingyan Liu: "Analysis of energy consumption and lifetime of heterogeneous wireless sensor networks," Global Telecommunications Conference, 2002G LOBECOM 02. IEEE, vol.1, no., 17-21 Nov 2002. 9. Mohammed Arifuddin Sohel, Dr. K. Chennakeshava Reddy and Dr. Syed Abdul Sattar, Linearity Enhancement of Operational Transconductance Amplifier Using Source Degeneration International Journal of Advanced Research in Engineering & Technology (IJARET), Volume 4, Issue 3, 2012, pp. 257-263, ISSN Print: 0976-6480, ISSN Online: 0976-6499. 10. Rajinder Tiwari, R K Singh, An Optimized High Speed Dual Mode CMOS Differential Amplifier for Analog Vlsiapplications International Journal of Electrical Engineering & Technology (IJEET), Volume 3, Issue 1, 2012, pp. 180-187, ISSN Print: 0976-6545, ISSN Online: 0976-6553. 11. S. S. Khot, P. W. Wani,M. S. Sutaone and S.K.Bhise, A 555/690 MSPS 4-Bit CMOS Flash ADC Using TIQ Comparator International Journal of Electrical Engineering & Technology (IJEET), Volume 3, Issue 2, 2012, pp. 373-382, ISSN Print: 0976-6545, ISSN Online: 0976-6553. 12. S. S. Khot, P. W. Wani, M. S. Sutaone and S.K.Bhise, A Low Power 2.5 V, 5-BIT, 555- MHZ Flash ADC In 0.25Μ Digital CMOS International journal of Computer Engineering & Technology (IJCET), Volume 3, Issue 2, 2012, pp. 533-542, ISSN Print: 0976 6367, ISSN Online: 0976 6375. 15