CP 405/EC 422 MODEL TEST PAPER - 1 PULSE & DIGITAL CIRCUITS. Time: Three Hours Maximum Marks: 100

Similar documents
Logarithms APPENDIX IV. 265 Appendix

Chapter 3 Digital Logic Structures

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

Grade 6 Math Review Unit 3(Chapter 1) Answer Key

ELEC 204 Digital Systems Design

APPLICATION NOTE UNDERSTANDING EFFECTIVE BITS

PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB

Single Bit DACs in a Nutshell. Part I DAC Basics

Design of FPGA Based SPWM Single Phase Inverter

Extra Practice 1. Name Date. Lesson 1.1: Patterns in Division

Introduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003

DESIGN OF A COFFEE VENDING MACHINE USING SINGLE ELECTRON DEVICES

Ch 9 Sequences, Series, and Probability

A Novel Three Value Logic for Computing Purposes

General Model :Algorithms in the Real World. Applications. Block Codes

Measurement of Equivalent Input Distortion AN 20

CHAPTER 6 IMPLEMENTATION OF DIGITAL FIR FILTER

HOW BAD RECEIVER COORDINATES CAN AFFECT GPS TIMING

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code

Lab 2: Common Source Amplifier.

CHAPTER 5 A NEAR-LOSSLESS RUN-LENGTH CODER

Math 7 Flipped Mastery Self Tester Worksheet Name: Class:. Chapter 1 (Unit 1) Patterns and Relationships - Accommodated 1.1 Patterns In Division /36

Encode Decode Sample Quantize [ ] [ ]

EECE 301 Signals & Systems Prof. Mark Fowler

Lossless image compression Using Hashing (using collision resolution) Amritpal Singh 1 and Rachna rajpoot 2

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.

PERMUTATION AND COMBINATION

Model Display digit Size Output Power supply 24VAC 50/60Hz, 24-48VDC 9999 (4-digit) 1-stage setting

Acquisition of GPS Software Receiver Using Split-Radix FFT

GENERATE AND MEASURE STANDING SOUND WAVES IN KUNDT S TUBE.

TMCM BLDC MODULE. Reference and Programming Manual

INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION

ELEN 624 Signal Integrity

Unit 5: Estimating with Confidence

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

OPTIMIZATION OF RNS FIR FILTERS FOR 6-INPUTS LUT BASED FPGAS

4. INTERSYMBOL INTERFERENCE

High Speed Area Efficient Modulo 2 1

AP Calculus BC. Sample Student Responses and Scoring Commentary. Inside: Free Response Question 6. Scoring Guideline.

E X P E R I M E N T 13

Roberto s Notes on Infinite Series Chapter 1: Series Section 2. Infinite series

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)

Massachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.

Permutation Enumeration

LINEAR-PHASE FIR FILTERS: THE WINDOWING METHOD

7. Counting Measure. Definitions and Basic Properties

Indicator No mark Single preset Dual preset DIN W144 H72mm DIN W48 H96mm No mark DIN W72 H72mm (4 digit) (6 digit) Counter/Timer

Basic Symbols for Register Transfers. Symbol Description Examples

H2 Mathematics Pure Mathematics Section A Comprehensive Checklist of Concepts and Skills by Mr Wee Wen Shih. Visit: wenshih.wordpress.

Spread Spectrum Signal for Digital Communications

AkinwaJe, A.T., IbharaJu, F.T. and Arogundade, 0.1'. Department of Computer Sciences University of Agriculture, Abeokuta, Nigeria

NOISE IN A SPECTRUM ANALYZER. Carlo F.M. Carobbi and Fabio Ferrini Department of Information Engineering University of Florence, Italy

Circular waveguides. Introduction. Table of Contents

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

Reducing Power Dissipation in Complex Digital Filters by using the Quadratic Residue Number System Λ

Multisensor transducer based on a parallel fiber optic digital-to-analog converter

信號與系統 Signals and Systems

The Silicon Controlled Rectifier (SCR)

Mathematical Series for Analysis of Detuned Active Mode Locked Lasers

COS 126 Atomic Theory of Matter

信號與系統 Signals and Systems

11.11 Two-Channel Filter Banks 1/27

x y z HD(x, y) + HD(y, z) HD(x, z)

After completing this chapter you will learn

Design and Construction of a Three-phase Digital Energy Meter

Distorting and Unbalanced Operating Regime A Possible Diagnosis Method?

X-Bar and S-Squared Charts

4.3 COLLEGE ALGEBRA. Logarithms. Logarithms. Logarithms 11/5/2015. Logarithmic Functions

A study on the efficient compression algorithm of the voice/data integrated multiplexer

MDM 4U MATH OF DATA MANAGEMENT FINAL EXAMINATION

Lecture 4: Frequency Reuse Concepts

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM

10GBASE-T. length of precoding response, and PMA training

Summary of Random Variable Concepts April 19, 2000

A New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique

A GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer

Objectives. Some Basic Terms. Analog and Digital Signals. Analog-to-digital conversion. Parameters of ADC process: Related terms

Data Acquisition System for Electric Vehicle s Driving Motor Test Bench Based on VC++ *

Chapter 2: Sample Questions, Problems and Solutions Bölüm 2: Örnek Sorular, Problemler ve Çözümleri

Assessment of Wind Power Quality: Implementation of IEC Procedures

Application of Improved Genetic Algorithm to Two-side Assembly Line Balancing

The Detection of Abrupt Changes in Fatigue Data by Using Cumulative Sum (CUSUM) Method

CHAPTER 8 JOINT PAPR REDUCTION AND ICI CANCELLATION IN OFDM SYSTEMS

Sensors & Transducers 2015 by IFSA Publishing, S. L.

PHY-MAC dialogue with Multi-Packet Reception

Fingerprint Classification Based on Directional Image Constructed Using Wavelet Transform Domains

COMPRESSION OF TRANSMULTIPLEXED ACOUSTIC SIGNALS

Laboratory Exercise 3: Dynamic System Response Laboratory Handout AME 250: Fundamentals of Measurements and Data Analysis

On Parity based Divide and Conquer Recursive Functions

Synchronization of the distributed PWM carrier waves for Modular Multilevel Converters

Making sure metrics are meaningful

Voice Command Recognition System Based on MFCC and VQ Algorithms

Technical Explanation for Counters

Sampling. Introduction to Digital Data Acquisition: Physical world is analog CSE/EE Digital systems need to

Methods to Reduce Arc-Flash Hazards

LAB 7: Refractive index, geodesic lenses and leaky wave antennas

Recovering low frequencies for impedance inversion by frequency domain deconvolution

FLEXIBLE ADC: A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF ADC SYSTEMS

High-Order CCII-Based Mixed-Mode Universal Filter

Intermediate Information Structures

Transcription:

PULSE & DIGITAL CIRCUITS Time: Three Hours Maximum Marks: 0 Aswer five questios, takig ANY TWO from Group A, ay two from Group B ad all from Group C. All parts of a questio (a, b, etc. ) should be aswered at oe place. Aswer should be brief ad to-the-poit ad be supplemeted with eat sketches. Uecessary log aswer may result i loss of marks. Ay missig or wrog data may be assumed suitably givig proper justificatio. Figures o the right-had side margi idicate full marks. Group A 1. (a) Trasform the followig: 8 (i) (715) 8 = (-) (ii) (A0 1 = (-) (iii) (238) = (-) 1 (b) If X = 0 ad Y = 00011, fid (X Y) ad (Y X) usig (i) 1s complimet method (ii) 2s complimet method. Also give a desig to have X.Y where. shows a biary multiplicatio. (c) Covert the followig (i) X C AD ito SOP format (ii) Y ( A B ( A D) ito POS format. Also miimise the fuctio X + Y for Boolea X ad Y. 2. (a) What do you mea by uiversal gates? Name uiversal gates. Justify your aswer. Desig the logic A BC AC usig oly NAND gates. (b) Defie the followig: (i) Karaugh map (ii) Quie McClusky table (iii) Negative OR logic gate 8 1/5

(iv) Limitatios of Karaugh maps (c) Miimise the followig switchig fuctios usig Karaugh map. List all prime implicats ad essetial prime implicats (o redudat group). (i) F = (1, 3, 5,, 7) (ii) F = (0, 1, 3,, 14, 15) 3. (a) Defie the terms prime implemet, o prime implemet, essetial prime implicat ad o essetial prime implicat. (b) Implemet the fuctio f CD CD CD CD CD CD CD CD usig a 8 to 1 multiplexer with A, B ad D as select iputs. 4. (a) Desig a 4 to 1 multiplexer usig 2 x 1 multiplexers ad explai its fuctios. (b) What is ROM? How does it differ from RAM? Draw block diagram of ROM. Group B 5. (a) Write short ote o moostable multivibrator. (b) Covert the followig: (i) SR to J-K flip flop (ii) D to S-R flip flop (iii) J-K flip flop to T flip flop.. (a) State the basic differece betwee a Mealy ad a Moore model for represetig a state diagram. Use the example of a D flip flop to illustrate this. Also draw the related excitatio table. (b) Explai the followig terms: (i) Sychroous sequetial circuit (ii) Fiite state machie (ii) Icompletely specified machie (iii) Compatible states 2/5

7. (a) What are asychroous sequetial circuits ad their advatages? Draw the block diagram of such a circuit usig the basic model for the fudametal mode circuit ad explai its operatio with referece to stable ad ustable states. (b) Write otes o followig: (i) Determiistic recogisers (ii) Graphs (iii) Regular expressios 8. (a) What is the differece betwee sychroous ad asychroous couters. What are advatages of sychroous couter over asychroous couter? (b) Desig a asychroous mod 9 couter usig JK flip-flop. Group C 9. Aswer the followig i brief: 20 (i) A is (a) A (b) B (c) A + B (d) A B (ii) I 0.3125 x (iii) the value of x is 2 (a) 0.01 (b) 0. (c) 0.01 (d) 0.00 The caoical sum of product form of the fuctio F = A + B is (a) (b) + BA (c) (d) (iv) The caoical product of sum form of F ( A B)( B is 3/5

(a) ( A B ( A B (b) ( A B ( A B ( A B ( A B (c) ( A B ( A B ( A B (d) ( A B ( A B (v) (vi) The JK flip flop acts as a T flip flop whe (a) J =1, K = 0 (b) J = 0, K = 0 (c) J = 1, K = 1 (d) J = 0, K = 1 The state diagram of a asychroous sequetial circuit is show below. (vii) The umber of outputs of the circuit is (a) 2 (b) 4 (c) (d) 1 Multiplexer ca be expressed as (a) oe-to-may (b) may to oe (c) may to may (d) oe to oe (viii) Tabular method of simplificatio is coveiet as log as the umber the umber of variables does ot exceed (a) (b) 8 (c) (d) 12 (ix) The characteristic equatio of a T flip flop is 4/5

(x) (a) T Q (b) T Q (c) TQ (d) oe of these Hazards i switchig circuits are caused by (a) varyig iput sigal (b) costat output (c) zero propagatio time (d) delays of switchig compoets (Refer our course material for aswers) 5/5