Project Abstract Submission : Entry # 456. Part 1 - Team. Part 2 - Project. Team Leader Name. Maroua Filali. Team Leader .

Similar documents
Job Description. Commitment: Must be available to work full-time hours, M-F for weeks beginning Summer of 2018.

International Journal of Scientific & Engineering Research, Volume 8, Issue 4, April ISSN

Digital Systems Design

VLSI Implementation of Image Processing Algorithms on FPGA

Image Enhancement using Hardware co-simulation for Biomedical Applications

AUTOMATED MALARIA PARASITE DETECTION BASED ON IMAGE PROCESSING PROJECT REFERENCE NO.: 38S1511

5G R&D at Huawei: An Insider Look

Pramod Kumar Naik Senior Application Engineer MathWorks Products

Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao Xiao1, c

Hardware-Software Co-Design Cosynthesis and Partitioning

Vision with Precision Webinar Series Augmented & Virtual Reality Aaron Behman, Xilinx Mark Beccue, Tractica. Copyright 2016 Xilinx

Efficient Multi-Operand Adders in VLSI Technology

Journal of Engineering Science and Technology Review 9 (5) (2016) Research Article. L. Pyrgas, A. Kalantzopoulos* and E. Zigouris.

Optimized CT metal artifact reduction using the Metal Deletion Technique (MDT)

LABVIEW DESIGN FOR EDGE DETECTION USING LOG GABOR FILTER FOR DISEASE DETECTION

NeuroSim - The Prototype of a Neurosurgical Training Simulator

Real-Time Testing Made Easy with Simulink Real-Time

Parallel Architecture for Optical Flow Detection Based on FPGA

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

OpenViBE Software for Brain-Computer Interfaces

Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA

Design and Simulation of Optimized Color Interpolation Processor for Image and Video Application

- Software Engineer con Laurea Magistrale in Informatica, Telecomunicazioni o Elettronica

FPGA IMPLEMENTATION OF HIGH SPEED AND LOW POWER VITERBI ENCODER AND DECODER

Hardware Implementation of Automatic Control Systems using FPGAs

VLSI Implementation of Impulse Noise Suppression in Images

Technical Aspects in Digital Pathology

Evaluation of Haptic Virtual Fixtures in Psychomotor Skill Development for Robotic Surgical Training

Abstract of PhD Thesis

VR for Microsurgery. Design Document. Team: May1702 Client: Dr. Ben-Shlomo Advisor: Dr. Keren Website:

FPGA Based Efficient Median Filter Implementation Using Xilinx System Generator

Modified Design of High Speed Baugh Wooley Multiplier

Developing and Prototyping Next-Generation Communications Systems

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog

Image Extraction using Image Mining Technique

A Step Forward in Virtual Reality. Department of Electrical and Computer Engineering

HARDWARE SOFTWARE CO-SIMULATION FOR

Study of Implementation of Image Analysis with Hardware and Software Co-Design on the Xilinx Platform

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA

BULLET SPOT DIMENSION ANALYZER USING IMAGE PROCESSING

Decision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise

Segmentation of Liver CT Images

When to use an FPGA to prototype a controller and how to start

DESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA

Russellville School District STEM Pathways

UNIVERSITI TEKNOLOGI MARA IDENTIFYING AND DETECTING UNLAWFUL BEHAVIOR IN VIDEO IMAGES USING GENETIC ALGORITHM

Séminaire Supélec/SCEE

Implementation of Digital Modulation using FPGA with System Generator

2015 The MathWorks, Inc. 1

Exploring Computation- Communication Tradeoffs in Camera Systems

Access. your. Imagination

Ultrasonic Signal Processing Platform for Nondestructive Evaluation

AD9361 transceiver IC are explored. The signal properties are tested on spectrum analyzer. Index Terms: DS-SS, CDMA, Gold code, SOC.

Spectrum Detector for Cognitive Radios. Andrew Tolboe

Imagine your future lab. Designed using Virtual Reality and Computer Simulation

Team 4. Kari Cieslak, Jakob Wulf-Eck, Austin Irvine, Alex Crane, Dylan Vondracek. Project SoundAround

Topics for Project, Diploma, Bachelor s, and Master s Theses

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

Using a COTS SDR as a 5G Development Platform

ReVRSR: Remote Virtual Reality for Service Robots

MIVS Tel:

Low-Cost Mobile Lab Solutions for Individualized Mechatronic Education

REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO

What is New in Wireless System Design

Implementation of the Bio Heat Transfer Equation on BEECube FPGA Platform

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering

Design and Modeling of Linear Back Projection (LBP) Algorithm for Field Programmable Gate Array (FPGA)

MEDICAL X-RAY 2D AND 3D IMAGE VIEWER:ROLE FOR THE MEDICAL IMAGE IN DICOM STANDARD

HeroX - Untethered VR Training in Sync'ed Physical Spaces

SpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications

International Journal for Research in Applied Science & Engineering Technology (IJRASET) RAAR Processor: The Digital Image Processor

FPGA BASED IMPLEMENTATION OF RATIO HISTOGRAM

Resume. Specialty: Clustering analysis, Image and Speech Processing, Data Mining

Using Web-Based Computer Graphics to Teach Surgery

Implementation of Edge Detection Digital Image Algorithm on a FPGA

An Area Efficient Decomposed Approximate Multiplier for DCT Applications

Low Cost Labview Based Sensor Simulation

MOBY-DIC. Grant Agreement Number Model-based synthesis of digital electronic circuits for embedded control. Publishable summary

FPGA implementation of Induction Motor Vector Control using Xilinx System Generator

Hardware Trigger Processor for the MDT System

UNLV ME 425/625 Robotics. Introduction and Course Philosophy

Gregory Bock, Brittany Dhall, Ryan Hendrickson, & Jared Lamkin Project Advisors: Dr. Jing Wang & Dr. In Soo Ahn Department of Electrical and Computer

VLSI. at IIT Delhi Placements Placement Brochure. Department of Electrical Engineering. Department of Computer Science and Engineering

IN recent years, the field of wireless technology has seen

School of Engineering SUMMER CAMPS PROGRAMMING : STEP BY STEP ROBOTICS & BASICS OF PROGRAMMING. INTERNET OF THINGS IoT, SMARTPHONE APPLICATIONS

Design of an electronic platform based on FPGA-DSP for motion control applications

DigitalFrequencySynthesisusingMultiPhaseNCOforDielectricCharacterizationofMaterialsonXilinxZynqFPGA

An Image Processing Approach for Screening of Malaria

Implementation of Gesture Recognition System for Home Automation using FPGA and ARM Controller

Real Time Hot Spot Detection Using FPGA

Advances in Wireless Communications: Standard Compliant Models and Software Defined Radio By Daniel Garcίa and Neil MacEwen

You Can Think Yourself Thin: Transform Your Shape With Hypnosis By Ursula James READ ONLINE

An Optimized Design for Parallel MAC based on Radix-4 MBA

5G Wireless Researcher Acces lab

Real-Time License Plate Localisation on FPGA

Image Guided Robotic Assisted Surgical Training System using LabVIEW and CompactRIO

THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS

Challenges & Chances

Lab 8: Introduction to the e-puck Robot

Transcription:

Part 1 - Team Team Leader Name Maroua Filali Team Leader Email mf1304494@qu.edu.qa 2nd Team Member Name Ealaf Hussein 2nd Team Member Email eh1300622@qu.edu.qa 3rd Team Member Name Salma Shalaby 3rd Team Member Email ss1303998@qu.edu.qa Faculty Advisor Name Abbes Amira Faculty Advisor Email abbes.amira@qu.edu.qa Faculty Advisor University Job Title Professor of Computer Engineering How many male team members? 0 How many female team members? 3 Your University Qatar University Country of Residence Qatar Part 2 - Project https://envisionthefuture-2.untapcompete.com/?gf_page=print-entry&fid=8&lid=456&notes=1 1/5

Project Title Automatic aneurysm segmentation on Reconfigurable SoC General Topic / Problem statement General Topic / Problem statement: - Aneurysms are caused by dilation in the walls of a blood vessel, becoming so thin, such that blood flow to it can lead to rupture. Cerebral aneurysms are found in the brain. Ruptured aneurysm causes blood leakage into the area surrounding it, which is a lifethreatening condition. Hence, early and accurate diagnosis of aneurysm is highly required. Knowing some parameters about the aneurysm, such as size and location, helps in deciding the right treatment. - Ruptured brain aneurysms are fatal in about 40% of cases. Of those who survive, about 66% suffer some permanent neurological deficit. Accurate early diagnosis is critical, as the initial haemorrhage may be fatal. Despite widespread neuroimaging availability, misdiagnosis or delays in diagnosis occurs in up to 25% of patients with subarachnoid haemorrhage (SAH) when initially presenting for medical treatment. Our project aims to develop a new algorithm for image segmentation to help the diagnosis of cerebral aneurysm. - This project aims to implement a real-time automated segmentation technique for cerebral aneurysm on the ZYNQ system on chip (SoC), and realizing the results in a 3D plane, utilizing a Virtual Reality Lab to create an interactive environment for training purposes. Image segmentation is the process of clustering pixels based on shared characteristics. It is used in the medical field for many purposes such as diagnosis, surgery planning, and locating tumours. Medical image segmentation can be accelerated on reconfigurable hardware as it requires huge computation power for 3D DICOM data. - The significance of the project is presented in the need for an automated system to segment cerebral aneurysms. Since medical images have high resolution, they require a high computational power. This can be provided through a Field Programmable Gate Array (FPGA), which provides an accelerated computation that is needed for this system. PRODUCTS/STUDIES: A KALMAN filter-pca based approach for brain aneurysm segmentation Novel VLSI Architecture for Real Time Medical Image Segmentation Real Time Implementation of Medical Images Segmentation Based on PSO Segmentation of Bowel Images and its implementation using Virtex FPGA kit Segmentation of MR Images by Using Grow and Learn Network on FPGAs Segmentation and separation of Cerebral Aneurysm: A multi-phase Approach Geodesic Active Contour with adaptive Configuration for cerebral vessel and aneurysm segmentation. Automatic Detection, Segmentation and classification of Abdominal Aortic Aneurysm using Deep Learning. Intracranial aneurysm segmentation in 3D CT angiography: Method and quantitative validation with and without prior noise filtering. Project Description https://envisionthefuture-2.untapcompete.com/?gf_page=print-entry&fid=8&lid=456&notes=1 2/5

- The design of the project will be carried through several phases. The data will be provided to the FPGA. In this stage, the 2D slices of aneurysm will be segmented using thresholding and wavelet transform. Once the results of the segmentation are available, they can be sent to a variety of devices that can be interfaced through the FPGA. For instance, a Bluetooth Dongle can be connected to the FPGA, to send the result to a smartphone platform. Also, the results can be displayed in a monitor through an interface with an HDMI connection. Moreover, the slices will be converted to a 3D volume image, and will then be shown in a Virtual Reality environment. The main objectives of this project are: To develop an efficient algorithm to detect and segment cerebral aneurysm on FPGA and its simulation on MATLAB. To implement the proposed algorithms on ZYNQ SoC Zedboard. To evaluate the FPGA implementation of the proposed algorithm based on subjective and objective evaluation using different performance metrics. To show the results in an interactive virtual reality environment. To demonstrate and visualize the segmented aneurysm in 3D volume in VR environment - The limitations of the project happen in case there are no enough data to be provided to the system, hence, the algorithm would be data-biased. To solve this, we have managed to get a set of data for developing the algorithm, then more data will be used for testing and evaluating the algorithm. Proposed Approach/Methodology https://envisionthefuture-2.untapcompete.com/?gf_page=print-entry&fid=8&lid=456&notes=1 3/5

Proposed Approach/Methodology: - To achieve the objectives of the project, a set of software and hardware are needed. For the software, MATLAB is used to develop and simulate the segmentation algorithm. It is also used to implement the graphical user interface of the system. To configure this system on the Zedboard, several software will be used. These software packages are: Vivado IDE: It is used to create the components of the hardware system of the System on Chip design, such as the memory, interfaces, peripherals, etc. Also, it integrates and packages intellectual property (IP). SDK: It contains driver support for all the Xilinx IPs. In addition, it has library support for ARM and NEON extensions. MATLAB / Simulink: provide suitable functions for image processing, and the algorithm can be converted into a code that can be implemented on the Zynq platform (C/C++). System Generator: employs the Simulink design for the FPGA system design, providing a high-level model-based design for the hardware platform. ZedBoard : is a low-cost board that features the Zynq device (XC7Z020). This platform is used because it has interfaces for all the peripherals needed for this system. Plus, it allows different implementation approaches, hence, offering more flexibility for hardware/software design. Team structure and responsibilities: Ealaf Hussein Hardware/Software interfacing System Integration with VR Maroua Filali Hardware implementation of the segmentation algorithm using different HW/SW co-design approaches Salma Shalaby Developing the algorithm in MATLAB. Evaluation using different Evaluation metrics. And objective and Subjective Evaluation Risks and Contingency plans: Risk 1: -A robotic arm was to be integrated with the project. Contingency Plan 1: -The robotic arm will be emulated in Virtual Reality VR. Risk 2: -3D construction of the segmentation is not accurate using MATLAB functions. Contingency Plan 2: -Utilize the Virtual Reality for accurate Visualisation of the segmentation. Project plan/schedule: Senior Design 1 (SEP 18th DEC 15th 2016) : - Literature review and related work including: o clinical problem o Image segmentation o SoC Zedboard o Robotic Surgery o Virtual Reality - Develop and simulate the algorithm Senior Design 2 (FEB 12th MAY 25th 2017): - Implement algorithm on hardware (Zedboard). - Testing and Verification. - Evaluation. https://envisionthefuture-2.untapcompete.com/?gf_page=print-entry&fid=8&lid=456&notes=1 4/5

Expected Deliverables The expected deliverables for this project is automated medical image segmentation algorithm for cerebral aneurysm with the help of the ZYNQ system on chip (SoC). In addition, the constructed 3D volume of the segmentation will be demonstrated in an interactive environment using Virtual Reality lab to be used for training purposes. Submission in PDF DELL_abstract_AneurysmSegmentation-segmentationFINALSTAMP.pdf How did you hear about the competition? University Professor or Staff https://envisionthefuture-2.untapcompete.com/?gf_page=print-entry&fid=8&lid=456&notes=1 5/5