R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)

Similar documents
FREQUENTLY ASKED QUESTIONS


Code No: R Set No. 1

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER III EXAMINATION SUMMER 2013

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

Basic Electronics Important questions

Paper-1 (Circuit Analysis) UNIT-I

SYLLABUS OSMANIA UNIVERSITY (HYDERABAD)

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

VALLIAMMAI ENGINEERING COLLEGE

QUESTION BANK SUBJECT: ELECTRONIC DEVICES AND CIRCUITS

Objective Type Questions 1. Why pure semiconductors are insulators at 0 o K? 2. What is effect of temperature on barrier voltage? 3.

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

IENGINEERS- CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC6202 ELECTRONIC DEVICES AND CIRCUITS

UNIT I PN JUNCTION DEVICES

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)


MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

UNIT I Introduction to DC & AC circuits

CENTURION UNIVERSITY OF TECHNOLOGY AND MANAGEMENT SCHOOL OF ENGINEERING & TECHNOLOGYDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

MODEL ANSWER SUMMER 17 EXAMINATION 17319

PART-A UNIT I Introduction to DC & AC circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Summer 2016 EXAMINATIONS.

Scheme Q.1 Attempt any SIX of following 12-Total Marks 1 A) Draw symbol of P-N diode, Zener diode. 2 M Ans: P-N diode

VALLIAMMAI ENGINEERING COLLEGE

Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

Examples to Power Supply

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) PART - A

Subject Code: Model Answer Page No: / N

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

UNIT I - TRANSISTOR BIAS STABILITY

AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015

SUMMER 13 EXAMINATION Subject Code: Model Answer Page No: / N

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

BJT Amplifier. Superposition principle (linear amplifier)

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad

Scheme Q.1 Attempt any SIX of following: 12-Total Marks a) Draw symbol NPN and PNP transistor. 2 M Ans: Symbol Of NPN and PNP BJT (1M each)

AE103 ELECTRONIC DEVICES & CIRCUITS DEC 2014


QUESTION BANK EC6201 ELECTRONIC DEVICES UNIT I SEMICONDUCTOR DIODE PART A. It has two types. 1. Intrinsic semiconductor 2. Extrinsic semiconductor.

TEACHING & EXAMINATION SCHEME For the Examination 2015 ELECTRONICS. B.Sc. Part - I

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Tutorial 2 BJTs, Transistor Bias Circuits, BJT Amplifiers FETs and FETs Amplifiers. Part 1: BJTs, Transistor Bias Circuits and BJT Amplifiers

ELECTRONIC DEVICES AND CIRCUITS

I E I C since I B is very small

Electronics I ELEC 311/1 BB. Final August 14, hours 6

INSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMOUS)


Homework Assignment 04

CHADALAWADA RAMANAMMA ENGINEERING COLLEGE (AUTONOMOUS) Chadalawada Nagar, Renigunta Road, Tirupati

(a) BJT-OPERATING MODES & CONFIGURATIONS

Exam Model Answer. Question 1 (15 marks) Answer this question in the form of table. Choose the correct answer (only one answer is accepted).

SAMPLE FINAL EXAMINATION FALL TERM

Sheet 2 Diodes. ECE335: Electronic Engineering Fall Ain Shams University Faculty of Engineering. Problem (1) Draw the

Diode conducts when V anode > V cathode. Positive current flow. Diodes (and transistors) are non-linear device: V IR!

WINTER 14 EXAMINATION. Model Answer. 1) The answers should be examined by key words and not as word-to-word as given in the


F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics

Chapter 3: Bipolar Junction Transistors

Code: 9A Answer any FIVE questions All questions carry equal marks *****

Section:A Very short answer question

Lesson Plan. Electronics 1-Total 51 Hours

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Subject Code: Model Answer Page No: 1/

UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A

Department of Electrical Engineering IIT Madras

Document Name: Electronic Circuits Lab. Facebook: Twitter:

SETH JAI PARKASH POLYTECHNIC, DAMLA

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013)

Lesson Plan. Week Theory Practical Lecture Day. Topic (including assignment / test) Day. Thevenin s theorem, Norton s theorem

Lecture 3: Transistors

6. Explain control characteristics of GTO, MCT, SITH with the help of waveforms and circuit diagrams.

EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS. 1. Define diffusion current.

Downloaded from

(A) im (B) im (C)0.5 im (D) im.

CHAPTER 3: BIPOLAR JUNCION TRANSISTOR DR. PHẠM NGUYỄN THANH LOAN

EJERCICIOS DE COMPONENTES ELECTRÓNICOS. 1 er cuatrimestre

EC6202- ELECTRONIC DEVICES AND CIRCUITS UNIT TEST-1 EXPECTED QUESTIONS

Q1 A) Attempt any six: i) Draw the neat symbol of N-channel and P-channel FET

SIR PADAMPAT SINGHANIA UNIVERSITY

BJT Circuits (MCQs of Moderate Complexity)

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

VALLIAMMAI ENGINEERING COLLEGE

Transistor fundamentals Nafees Ahamad

Power Electronics (BEG335EC )

Diode and Bipolar Transistor Circuits

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

The shape of the waveform will be the same, but its level is shifted either upward or downward. The values of the resistor R and capacitor C affect

Table of Contents. iii

Physics 160 Lecture 5. R. Johnson April 13, 2015

Downloaded from Downloaded from

Bipolar Junction Transistor (BJT) Basics- GATE Problems

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

MODULE-2: Field Effect Transistors (FET)

F.Y. Diploma : Sem. II [CO/CD/CM/CW/IF] Basic Electronics

Chapter 3 Bipolar Junction Transistors (BJT)

Transcription:

SET - 1 1. a) Define i) transient capacitance ii) Diffusion capacitance (4M) b) Explain Fermi level in intrinsic and extrinsic semiconductor (4M) c) Derive the expression for ripple factor of Half wave rectifier (4M) d) Write a note on punch through or reach through effect. (3M) e) List the advantage and disadvantages of fixed bias method (3M) f) Explain briefly drain characteristics of N-channel enhancement MOSFET (4M) PART B 2. a) Derive an expression for conductivity in a intrinsic semiconductor in terms of electron & hole concentration b) Find the concentration of holes & electrons in the P-type silicon at 300 0 K assuming its resistivity as 0.02Ω-cm, µ p =475cm 2 /vs, η i =1.45 10 10 /cm 3. 3. a) Draw and explain VI characteristics of Si & Ge diode. b) Explain the operation of SCR & its characteristics 4 a) Write a neat diagram and explain working principle of full wave bridge rectifier b) List the types of filters used in rectification & compare various filter circuits in terms of ripple factors. 5. a) Draw the input & output characteristics of a NPN transistors in CB configuration & explain b) For a silicon, α=0.995 emitter current is 10mA & leakage current I C0 =0.5µA. Find I C,I B,β, and I CEO 1 of 2

SET - 1 6. a) Explain the working of collector Base bias circuit using NPN transistor. Derive the equation for I B b) For the circuit shown in Figure 1, I C =2mA, β=100 & V CE =3V. Calculate R 1 & R C. Assume V BE =0.6v. 7. a) Draw the h-parameters equivalent circuit for a common emitter amplifier and derive the Expression for A i,r I, A v. b) For a common source amplifier as shown in Figure 2, operating point is defined by V GSQ = -2.5V, V P = -6V & I DQ =2.5mA with I DSS =8mA. Calculate g m, r d, Z i, Z o & Voltage gain Av. 2 of 2

SET - 2 1. a) Explain drift and diffusion currents in semiconductors (4M) b) Draw the V-I Characteristics of diode and explain (3M) c) Derive the expression for efficiency of full-wave bridge rectifier (4M) d) Explain how transistor works as an amplifier (3M) e) What is the need for biasing and writes the condition for biasing a transistor to (4M) work as amplifier f) Define h-parameter for a transistor (4M) PART B 2. a) Prove that Fermi level lies in the center of forbidden band for intrinsic semiconductor b) In a Ge PN Junction at 300 0 k have the following parameters L D =5x10 18 /cm 3, L A =6x10 16 /cm 3, n i=1.5x10 10 /cm 3. Calculate the minority electron density in p-region and minority hole density in n-region. 3. a) Draw the equivalent circuit and V-I Characteristics of UJT and explain it b) Design a Zener diode regulator to meet following specifications. Unregulated DC input voltage V i=10±20v regulated DC output V o =5V. I Zmin =5mA, I Zmax =80mA, Load current Ic=20 ma 1 of 2

SET - 2 4. a) Draw the circuit of a half wave rectifier and explain its working with input and output waveform b) A Full wave rectifier circuit is fed from a transformer having a center tapped secondary winding. The rms voltage from either end of secondary to center tap is 30 V, if diode forward resistance is 2Ω and half secondary resistance is 8Ω for a load of 1 KΩ, Calculate, i).power delivered to load ii).% regulation iii). Efficiency iv).ripple factor 5. a) Draw input and output characteristics of an NPN transistor in CE configuration and explain b) Explain the working of FET with neat diagram and relevant characteristics. Indicate each region of the characteristics. 6. a) Define stability factor and discuss the factors that cause in stability of biasing circuit b) Determine the operating point for a silicon transistor biased by fixed bias method with β=100, R B =500 KΩ, Rc=2.5 KΩ and Vcc=20 V and draw DC load line 7. a) Explain the analysis of transistor amplifier circuit using h-parameter. Derive the equation for input impedance, voltage gain and output impedance b) The amplifier utilizes n-channel FET using source self bias circuit for which Vp=-2V, I DSS =1.65 ma. It is desired to bias the circuit at I D =0.8 ma, Av=20 db using V DD =4V. Assume rd >> RD, find i) VGs ii) gm iii) R s iv) R D 2 of 2

SET - 3 1. a) Calculate reverse saturation current for silicon diode which passes a current of 10 (4M) ma at 27 C for a forward bias of 700mV b) Explain about a charge density in a semiconductor (3M) c) Derive an expression for TUF in Bridge rectifier? (4M) d) Differentiate between J-FET and MOSFET (4M) e) Derive the stability factor for S and S for fixed bias circuit (4M) f) List the benefits of h-parameters. (3M) PART -B 2. a) State and explain continuity equation b) Estimate the values of resistivity of an intrinsic germanium at 300 K. Given that intrinsic concentration=2.5x10 13 cm 3, electron mobility=3800 cm 2 /vs, hole mobility=1800 cm 2 /vs, electron charge=1.6x10-19 C and also derive the expression for conductivity in a intrinsic semiconductor 3. a) Explain working of two transistor model of an SCR and Draw the SCR Characteristics b) Draw and explain VI Characteristics of PN Junction diode. Write current equation of PN Junction 4. a) Derive an expression for ripple factor for a full-wave rectifier with capacitor filter b) Explain L-section and π-section filter with diagrams 5. a) Compare three transistor Configurations b) Derive the relationship between α and β. Given I E =2.5 ma, α=0.98 and I CBO =10µA. Calculate I B and I C. 1 of 2

SET - 3 6. a) For the circuit shown in Figure 1, determine I B, I C, I E, V CE and stability factor S. b) Write a short note on different biasing techniques for JFET. 7. a) Determine the h-parameters for common emitter configuration from the characteristic curves b) Derive the expressions for Z i, Z o and A v for common drain J-FET amplifier 2 of 2

SET - 4 1. a) Classify metals using energy band diagrams (3M) b) Write a note on LED (4M) c) Define i) Ripple factor ii) % Regulation (4M) d) Explain working principle of Photo transistor in brief (4M) e) Explain any one bias compensation method (3M) f) Explain the working principle of n-mosfet (4M) PART B 2. a) With a neat sketch explain the phenomena of Hall Effect in semiconductors b) What is Fermi Dirac delta function. State its significance 3. a) Explain the construction and working of photodiode? b) Explain the operation of varactor diode with neat diagram 4. a) With neat diagram, explain bridge rectifier. Draw the input and output waveforms b) A diode whose internal resistance is 20ohms is to supply power to a load of 1 KΩ from 110 V (rms) source of supply. Calculate a). Peak load current b). DC load current c). AC load current d). DC diode voltage e). Total input power f) Peak Inverse voltage g) % of regulation h). Efficiency 5. a) Draw the drain characteristics of a n-channel JFET and Explain it. b) Derive an expression between transistor parameters (α, β, γ)? 6. a) Determine the level of I CQ and V CEQ for voltage divider configuration using exact and approximate techniques V cc =18 v, R 1 =82 KΩ, R 2 =22KΩ, R c =5.6KΩ, R E =1.2KΩ, β=50 b) With the help of neat diagram explain the voltage divider biasing method for FET 7. a) Determine and define the h-parameters using a two port network model b) For common source amplifier V GSQ =-2V, I DSS =8mA, V p =-8V, Y os =20µs, R G =1MΩ, R D =5.1KΩ, calculate g m, r d, Z i, Z o and A v 1 of 1