On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si

Similar documents
On-wafer seamless integration of GaN and Si (100) electronics

GaN power electronics

High Performance Mixed Signal Circuits Enabled by the Direct Monolithic Heterogeneous Integration of InP HBT and Si CMOS on a Silicon Substrate

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

High Power Wideband AlGaN/GaN HEMT Feedback. Amplifier Module with Drain and Feedback Loop. Inductances

A high performance differential amplifier through the direct monolithic integration of InP HBTs and Si CMOS on silicon substrates

Wafer-scale 3D integration of InGaAs image sensors with Si readout circuits

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

High Rejection BPF for WiMAX Applications from Silicon Integrated Passive Device Technology

10 Gb/s Radiation-Hard VCSEL Array Driver

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

Recent Advances in Power Encoding and GaN Switching Technologies for Digital Transmitters

Customized probe card for on-wafer testing of AlGaN/GaN power transistors

High Voltage Operational Amplifiers in SOI Technology

10W Ultra-Broadband Power Amplifier

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

A GHz MONOLITHIC GILBERT CELL MIXER. Andrew Dearn and Liam Devlin* Introduction

A 2.5-GHz GaN power amplifier design and modeling by circuit-electromagnetic co-simulation

The Thermal Integrity of Integrated GaN Power Modules

Customized probe card for on wafer testing of AlGaN/GaN power transistors

Progress and challenges in the direct monolithic integration of III-V devices and Si CMOS on silicon substrates

Investigating Enhancement Mode Gallium Nitride Power FETs in High Voltage, High Frequency Soft Switching Converters

RF Power Degradation of GaN High Electron Mobility Transistors

Wide Band-Gap Power Device

High Power Two- Stage Class-AB/J Power Amplifier with High Gain and

235 W Maximum Power Dissipation (whole module) 470 T J Junction Operating Temperature -40 to 150. Torque strength

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate

= 25 C) Parameter 6.0 GHz 7.5 GHz 9.0 GHz 10.5 GHz 12.0 GHz Units Small Signal Gain db P OUT

A New Topology of Load Network for Class F RF Power Amplifiers

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

Introducing the High Voltage Vertical Technology for High Power Applications

GaN Transistors for Efficient Power Conversion

PB63 PB63A. Dual Power Booster Amplifier PB63

Wafer Scale Integration of III-Vs (GaN) with Si CMOS for RF Applications

GaN is Crushing Silicon. EPC - The Leader in GaN Technology IEEE PELS

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

The Quest for High Power Density

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Design of an Efficient Single-Stage and 2-Stages Class-E Power Amplifier (2.4GHz) for Internet-of-Things

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

5G Systems and Packaging Opportunities

Wideband Reconfigurable Harmonically Tuned GaN SSPA for Cognitive Radios

= 25 C) Parameter 0.5 GHz 1.0 GHz 2.5 GHz 4.0 GHz 6.0 GHz Units. Gain db. 23 dbm W

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

International Workshop on Nitride Semiconductors (IWN 2016)

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Development of Gallium Nitride High Electron Mobility Transistors for Cellular Base Stations

Microwave Office Application Note

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

Through Glass Via (TGV) Technology for RF Applications

= 25 C) Parameter 1.0 GHz 2.0 GHz 3.0 GHz 4.0 GHz 5.0 GHz 6.0 GHz Units. Gain db. 32 dbm W

A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio

on-chip Design for LAr Front-end Readout

RF Hybrid Linear Amplifier Using Diamond Heat Sink

Optimum Design of an Envelope Tracking Buck Converter for RFPA using GaN HEMTs

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

= 25 C) Parameter 0.5 GHz 1.0 GHz 2.5 GHz 4.0 GHz 6.0 GHz Units. Gain db. 23 dbm W

Carbon Nanotube Bumps for Thermal and Electric Conduction in Transistor

A 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network

A STUDY OF SOI CMOS AND GAN MMIC TECHNOLOGY FOR DEVELOPMENT OF LOW POWER RF TRANSCEIVER

Design of Enhancement Mode Single-gate and Double-gate Multi-channel GaN HEMT with Vertical Polarity Inversion Heterostructure

SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING

MICROMACHINED INTERFEROMETER FOR MEMS METROLOGY

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

A 2.469~2.69GHz AlGaN/GaN HEMT Power Amplifier for IEEE e WiMAX Applications

Yet, many signal processing systems require both digital and analog circuits. To enable

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

Analog front-end electronics in beam instrumentation

Final Report. Contract Number Title of Research Principal Investigator

HA-2520, HA-2522, HA-2525

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER

Introducing SiC Schottky Diode QFN Package

Ultra-Low Loss 600V 1200V GaN Power Transistors for

High Gain Low Noise Amplifier Design Using Active Feedback

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Microwave Office Application Note

HA MHz, High Slew Rate, High Output Current Buffer. Description. Features. Applications. Ordering Information. Pinouts.

Monolithic integration of GaN power transistors integrated with gate drivers

6-18 GHz MMIC Drive and Power Amplifiers

MEMS for RF, Micro Optics and Scanning Probe Nanotechnology Applications

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

Advanced Digital Integrated Circuits. Lecture 2: Scaling Trends. Announcements. No office hour next Monday. Extra office hour Tuesday 2-3pm

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

CMPA1D1E025F. 25 W, GHz, 40 V, Ku-Band GaN MMIC, Power Amplifier. Typical Performance Over GHz (T C. Features.

Silicon-Carbide High Efficiency 145 MHz Amplifier for Space Applications

CMPA F. 25 W, GHz, GaN MMIC, Power Amplifier. Typical Performance Over GHz (T C. Applications. Features

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

White Paper. A High Performance, GHz MMIC Frequency Multiplier with Low Input Drive Power and High Output Power. I.

Modeling of CPW Based Passive Networks using Sonnet Simulations for High Efficiency Power Amplifier MMIC Design

3D Integration Using Wafer-Level Packaging

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

+1 (479)

Transcription:

On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher Chung, J.W., Bin Lu, and T. Palacios. On-wafer integration of nitrides and Si devices: Bringing the power of polarization to Si. Microwave Symposium Digest, 2009. MTT '09. IEEE MTT-S International. 2009. 1117-1120. Copyright 2010 IEEE http://dx.doi.org/10.1109/mwsym.2009.5165897 Institute of Electrical and Electronics Engineers Version Final published version Accessed Sun Jul 22 19:55:22 EDT 2018 Citable Link Terms of Use Detailed Terms http://hdl.handle.net/1721.1/58959 Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.

On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si Jinwook W. Chung, Bin Lu, and Tomás Palacios Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology 77 Massachusetts Ave., Bldg. 39-567B, Cambridge, MA 02139, USA Abstract The seamless integration of AlGaN/GaN transistors and Si CMOS electronics on the same chip will revolutionize digital and mixed signal electronics. In this talk we describe our group s effort on demonstrating this integration. Si- GaN-Si virtual substrates have been recently fabricated through substrate removal and wafer bonding processes. The very high thermal stability of nitrides allows for the fabrication of Si CMOS electronics on these substrates without degrading the performance of the embedded nitride layer. In addition, GaN transistors on Si (001) have been fabricated on these substrates for the first time. Some of the many new circuits and devices that this integration allows include high power analog-to-digital converters, high speed differential amplifiers, normally-off power transistors, and highly-compact power regulator circuits. Index Terms HEMT, High Electron Mobility Transistor, Integration, MOSFET, Nitride Semiconductors, Silicon. fabrication of one of these substrates and Figure 2 shows a scanning electron micrograph of the wafer cross-section. From the outside, the final wafer looks like a conventional Si wafer as there is a Si (001) layer on the top and bottom surfaces and the nitride epilayer is embedded 200 nm below the surface of the wafer. Due to the high thermal stability of GaN, Si CMOS devices can be processed in these new substrates without affecting the nitride layers underneath the surface. After the Si devices are fabricated, the Si material is removed from the regions where nitride devices are needed. Then, the nitride devices (transistors, LEDs, lasers or sensors) are processed at room temperature and, finally, an interconnection layer forms the final hybrid circuits (Figure 3). I. INTRODUCTION Moore s law has been one of the main drivers behind the unprecedented development of semiconductors in the last forty years. However, this economical and t chnological paradigm that has helped to create modern Si electronics is now jeopardizing its future. Traditional Si scaling is not only becoming unaffordable, but also the performance improvement due to scaling is diminishing [1]. Our group is working on an approach different from Moore s law to increase the performance of electronics: the heterogeneous integration of different semiconductor materials on the same wafer. In this paper, we describe our work on the seamless integration of GaN-based devices and Si electronics. While Si electronics has shown unsurpassed levels of scaling and circuit complexity, nitride semiconductors offer excellent optoelectronics and high frequency/power electronic properties [2, 3]. The ability to combine these two material systems in the same chip and in extremely close proximity would allow unprecedented flexibility for advanced applications. Figure 1. Main steps of the fabrication of Si-GaN-Si virtual wafers required for the seamless integration of GaN and Si electronics. II. SI-GAN-SI VIRTUAL SUBSTRATES Using a substrate removal technology in combinations with wafer bonding, virtual Si (001) / GaN / Si (001) substrates have been fabricated for the first time. Figure 1 describes the main processing steps required for the Figure 2. Scanning electron micrograph of a Si-GaN-Si virtual wafer. 978-1-4244-2804-5/09/$25.00 2009 IEEE 1117 IMS 2009

Figure 3. Schematic of the cross-section of a GaN/Si hybrid circuit. Figure 4 shows a scanning electron micrograph of two transistors, one GaN HEMT and one Si p-mosfet, fabricated side by side following the technology described in this paper. The current voltage characteristics of the GaN power transistor fabricated on the Si (001) wafer are shown in Figure 5. As observed from the I-V measurements, the integration with Si (001) does not degrade the device performance. The Si transistor did not show any degradation either. Using this new technology, several hybrid circuits are currently being developed, including high power differential amplifiers and normally-off power transistors (Figure 6). These advanced circuits are just a few examples of the potential of heterogeneous integration and how the close integration of Si and other materials enables a vast array of new exciting opportunities for electronics. Figure 5. I DS vs V DS characteristics of the first AlGaN/GaN transistor fabricated on a Si (001) substrate. Figure 6. Layout of the mask being used to demonstrate the seamless integration of GaN and Si devices on hybrid circuits. III. On-Wafer GaN-Si Power Regulator Figure 4. a) A cross-section schematic of fabricated Si p- MOSFETs and GaN HEMTs. b) A top SEM view of corresponding transistors. The heterogeneous integration technology described in this paper can also find numerous applications in digital Si electronics. Power regulation is an important challenge in modern microprocessors due to the trade-off between power dissipation, operating voltage and input bias current. To keep a constant power dissipation in current and future microprocessors, the operating voltage has to be decreased, which increases the input current to levels well above 100 A per microprocessor. This very high input current increases conductive power losses and reduces the number of I/O pins available in traditional microprocessor packaging. One of the most promising solutions to this problem is to introduce the power into the microprocessor and distribute it at high voltages (and low currents) and then downconvert it to the required voltage, locally, in highly integrated on-wafer power regulator circuits. The fabrication of an all-si solution is very challenging due to the low breakdown voltage and frequency performance of Si power electronics. The hybrid integration of GaN and Si devices, on the other hand, would enable on-wafer voltage regulators with unprecedented performance and 1118

integration levels. Figure 7 shows the circuit diagram of one of these new hybrid regulators currently being developed in our group, a tapped-inductor DC-DC converter topology where GaN switches are used in the high voltage stress / low current part of the circuit and Si power MOSFETs are used in the low voltage / high current regions of the power circuit. The use of a tapped-inductor topology also extends the available duty cycle to allow high voltage conversion ratios and helps the soft-switching of both Si and GaN transistors. Using the topology described before, we have designed a hybrid taped-inductor DC-DC converter with 12:1 conversion ratio and 10 W output power. A very high switching frequency of 300 MHz was chosen to allow for onchip integration of the entire converter. The circuit operates in the soft-switching mode with duty cycle of 50%. The onresistance and output capacitance in the SPICE model were obtained from measurements and data-sheets. The simulation shows that the use of GaN switches in the high voltage part of the circuit instead of Si devices reduces the circuit losses five fold. This result demonstrates the great potential of a hybrid GaN/Si power electronic circuit to enable local power conversion in high performance Si electronics. However additional work on the circuit topology and the design of the passive components is needed to increase efficiency above 85%. Figure 8. Simulation of the current and voltage waveforms in the 12:1 V hybrid voltage regulator studied in this project. IV. Conclusion No single semiconductor can provide the performance required by the complex communication systems of the future. Heterogeneous integration of several semiconductor families on the same chip will allow leveraging the best properties of each material system. The high thermal stability on nitrides makes them especially attractive for their integration with Si and many potential applications will benefit in the near future from the hybrid circuits enabled by this integration. ACKNOWLEDGEMENT This project has been partially supported by the DARPA Young Faculty Award, monitored by Dr. Mark Rosker, and by the Interconnect Focus Center. REFERENCES Figure 7. Circuit schematic of the new GaN-Si hybrid power converter. M1 and M2 are GaN-based power transistors while M3 and M4 are Si MOSFETs. [1] S. E. Thompson and S. Parthasarathy, Moore s law: the future of Si microelectronics, Materials Today, p 20, June 2006. [2] U. K. Mishra, L. Shen, T. E. Kazior, and Y. F. Wu, GaN- Based RF Power Devices and Amplifiers, Proceedings of the IEEE, vol. 96, pp. 287-305, Feb. 2008. [3] S. Nakamura, G. Fasol, and S. J. Pearton, The Blue Laser Diode: The Complete Story, Springer (2008). 1119

1120