Nanofluidic Diodes based on Nanotube Heterojunctions

Similar documents
Supporting Information. Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells

Supporting Information. Absorption of Light in a Single-Nanowire Silicon Solar

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

Vertical Surround-Gate Field-Effect Transistor

Structural, optical, and electrical properties of phasecontrolled cesium lead iodide nanowires

Semiconductor Physics and Devices

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Supplementary Materials for

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Supplementary Information

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links

Major Fabrication Steps in MOS Process Flow

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

MICROSTRUCTURING OF METALLIC LAYERS FOR SENSOR APPLICATIONS

Integrated into Nanowire Waveguides

Supplementary information for Stretchable photonic crystal cavity with

An X band RF MEMS switch based on silicon-on-glass architecture

Supplementary Information

Gallium nitride (GaN)

Supporting Information. High-Resolution Organic Light Emitting Diodes Patterned via Contact Printing

High-yield Fabrication Methods for MEMS Tilt Mirror Array for Optical Switches

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

Electrical and Optical Tunability in All-Inorganic Halide. Perovskite Alloy Nanowires

True Three-Dimensional Interconnections

Supplement: Fabrication protocol

AC : EXPERIMENTAL MODULES INTRODUCING MICRO- FABRICATION UTILIZING A MULTIDISCIPLINARY APPROACH

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME

Plasma Enhanced Chemical Vapor Deposition (PECVD) of Silicon Nitride (SiNx) Using Oxford Instruments System 100 PECVD

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

Part 5-1: Lithography

High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

Supporting Information. Silicon Nanowire - Silver Indium Selenide Heterojunction Photodiodes

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Deliverable D5.2 DEMO chip processing option 3

Fabrication Techniques of Optical ICs

Lecture 0: Introduction

Supporting Information. for. Visualization of Electrode-Electrolyte Interfaces in LiPF 6 /EC/DEC Electrolyte for Lithium Ion Batteries via In-Situ TEM

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

Supplementary Information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

420 Intro to VLSI Design

Electronic Supplementary Information. Self-assembled Gold Nanorime Mesh Conductor for Invisible Stretchable Supercapacitor

Synthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)

Photolithography I ( Part 1 )

Chapter 3 Fabrication

Machine-Aligned Fabrication of Submicron SIS Tunnel Junctions Using a Focused Ion Beam

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

SYNTHESIS AND ANALYSIS OF SILICON NANOWIRES GROWN ON Si (111) SUBSTRATE AT DIFFERENT SILANE GAS FLOW RATE

IMAGING SILICON NANOWIRES

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Vertical Nanowall Array Covered Silicon Solar Cells

Photoresist erosion studied in an inductively coupled plasma reactor employing CHF 3

Module - 2 Lecture - 13 Lithography I

SUPPLEMENTARY INFORMATION

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

State-of-the-art device fabrication techniques

Supporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of

Supporting Information. Fabrication of Strain Gauges via Contact Printing: A Simple Route to Healthcare Sensors Based on Cross-Linked Gold

Supporting Information

INTRODUCTION: Basic operating principle of a MOSFET:

Highly efficient SERS nanowire/ag composites

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Supplementary Information: Nanoscale. Structure, Dynamics, and Aging Behavior of. Metallic Glass Thin Films

Photolithography Technology and Application

Chapter 2 Silicon Planar Processing and Photolithography

DOE Project: Resist Characterization

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory.

+1 (479)

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

VLSI Design. Introduction

Fabrication and Characterization of Broad-Area Lasers with Dry-Etched Mirrors

Growth of Antimony Telluride and Bismuth Selenide Topological Insulator Nanowires

Monitoring of Galvanic Replacement Reaction. between Silver Nanowires and HAuCl 4 by In-Situ. Transmission X-Ray Microscopy

Supporting Information. Vertical Graphene-Base Hot-Electron Transistor

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

3D SOI elements for System-on-Chip applications

Coating of Si Nanowire Array by Flexible Polymer

All-Glass Gray Scale PhotoMasks Enable New Technologies. Che-Kuang (Chuck) Wu Canyon Materials, Inc.

Enable Highly-Stable Plasma Operations at High Pressures with the Right RPS Solution

Non-Volatile Memory Based on Solid Electrolytes

Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training

Characterization of Silicon-based Ultrasonic Nozzles

Micro-fabrication of Hemispherical Poly-Silicon Shells Standing on Hemispherical Cavities

Synthesis of Silver Nanowires with Reduced Diameters Using Benzoin-Derived Radicals to Make Transparent Conductors with High Transparency and Low Haze

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

VLSI Design. Introduction

Supplementary Figure 1 Reflective and refractive behaviors of light with normal

Influence of dielectric substrate on the responsivity of microstrip dipole-antenna-coupled infrared microbolometers

High-efficiency, high-speed VCSELs with deep oxidation layers

channels Horváth 1, * concentrated aqueous solution of hydriodic acid (57 w% in H2O, % Sigma-Aldrich)

Visible Light Photon R&D in the US. A. Bross KEK ISS Meeting January 25, 2006

The Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics

EECS130 Integrated Circuit Devices

Transcription:

Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA 3 Materials Science Division, Lawrence Berkeley National Laboratory, Berkeley, CA 94720, USA Heterojunction Nanotube Synthesis licon nanowire arrays were prepared using chemical vapor deposition (CVD) epitaxial growth using silicon tetrachloride (Cl 4, Aldrich, 99.99%) as the silicon source. Hydrogen (10% balanced by argon) is used to reduce Cl 4 at high temperature (810-850 C). Gold Nanoparticles (Ted Pella, Inc, 50nm) was deposited on (111) substrates to initiate the growth of epitaxial silicon nanowire array via the vapor-liquid-solid (VLS) growth mechanism. The vertical silicon nanowire array was first coated with Al 2O 3 by Atomic Layer Deposition (ALD) at 200 C in a flow reactor. ALD is a film deposition technique that produces highly conformal, uniform and controlled thin films. Precursor gases for the Al 2O 3 deposition, Al(CH 3) (trimethylaliuminum [TMA]) and H 2O are alternately pulsed into the reactor and then purged away, resulting in a self-limiting growth process that constructs a film one monolayer at a time. The growth rate at 200 C in the ALD reactor used is calibrated to be 1.2Ǻ/cycle, so 250 cycles are deposited to yield a 30nm Al 2O 3 film on the NWs. PMMA (polymethyl methacrylate, M.W. 35k, 5% in Ethanol) solution was then drop-casted on the NW array as a mask to protect the bottom half of NWs from subsequent etching. The thickness of the PMMA mask was controlled by oxygen plasma etching till 2/5 of the total length of the NWs are exposed. The substrate was then etched in 1:5 Buffered Hydrofluoric Acid (BHF) bath to remove the Al 2O 3 coating on the exposed part of the array. The etching process was monitored with SEM to make sure of the complete

removal of the oxide layer on the top half of the NWs. After etching, the PMMA mask was removed with CH 2Cl 2 and the substrate was then re-coated with O 2 by RF Plasma Sputtering. Finally, the core-shell nanowires were broke off from the substrate and transferred to a fused silica substrate/or a TEM grid. The substrate with the core-shell nanowires were then loaded into a Xetch Xenon Difluoride Etching System to etch away the cores and release Al 2O 3/O 2 di-block nanotubes. XeF 2 etching is an all gas phase, room-temperature, isotropic silicon etching process that has very high selectivity to many oxides thin films including O 2 and Al 2O 3 (~2000:1). It thoroughly removed the nanowire template while leaving the oxide coating intact and the inner surface of the resultant nanotubes smooth. d~60nm ALD 30nm Al 2 O 3 Shell PMMA Mask NWs Array /Al 2 O 3 Core/Shell NWs XeF 2 Etching 30nm O 2 Coating Plasma Deposition BHF Etching Dissolve Mask - /Al 2 O 3 NWs Figure S1. Process flow for the fabrication of O 2 -Al 2 O 3 Diode Nanotube Array

(a) (b) (c) (d) Figure S2 Fluorescent micrographs of dye-loaded pure O 2 and Al 2 O 3 nanotubes under 442nm laser excitation. a. Pure O 2 tube loaded with Fluorescein. b. Pure O 2 tube loaded with R6G. c. Pure Al 2 O 3 tube loaded with Fluorescein. d. Pure Al 2 O 3 tube loaded with R6G. Nanotube diode device fabrication Nanofluidic diode devices interfaced with microfluidic channels (Figure 4a) were fabricated using a modified procedure. nanowires, which will later template the diode nanochannel, were grown laterally from the side wall of microtrenches that were prefabricated on silicon-on-insulator (SOI) wafer according to a well-established procedure developed in our group (Figure S3-a). The whole substrate was then coated with 30nm conformal Al 2O 3 layer by ALD (Fig S3-b). Photoresist were patterned by photolithography to protect

the Al 2O 3 coating on one half of the microtrenches and any bridging nanowire (Fig S3-c,d) while the Al 2O 3 layer on the rest of the substrate was removed by BHF etching (Fig S3-e). After dissolving the photoresist mask, O 2 were deposited on the substrate with RF plasma sputtering (Fig S3-f). The substrate was then put on a glass slide and packaged in polydimethylsiloxane (PDMS) (Fig S3-g). Holes were then opened on top of the pads on both sides of the microtrenches that have bridging nanowires (Fig S3-h). The top oxide directly beneath the holes was removed by CF 4 anisotropic Reactive Ion Etching (Plasma-Thermal Parallel Plate Plasma Etcher). And the substrate was immediately loaded into XeF 2 etching chamber to remove the pads and nanowires and open O 2 microfluidic channels and diode nanofluidic channels. Ag/AgCl electrodes were used in the microfluidic channels on either side of the nanofluidic channels for applying electrical bias (Fig S3-i). SEM images of a single bridging NW at different stage of fabrication was given in Fig S4 (a)-(c). Fig 4b is an optical image showing the structure of the final diode device while it was being filled by Deionized water.

NW 30nm Al 2 O 3 layer O 2 layer ALD Photoresist Photolithography Spin coating Photoresist Photoresist Etch Al 2 O 3 ; Remove Photoresist Deposit O2 O 2 PDMS PDMS Coating Glass Slide Glass Slide XeF 2 Etching Electrode Electrolyte Solution Glass Slide Figure S3 Process flow for the fabrication of O 2 -Al 2 O 3 diode device.

Figure S4 SEM images of a nanowire bridging the side walls of a 5μm microtrench at different stage of nanotube diode device frabrication. a. As-grown NW. b. The NW coated with a 30nm ALD Al 2 O 3 layer. c. The -Al 2 O 3 / junction formed after removing photoresist mask and etching in BHF solution.

Pure Al 2 O 3 Device Figure S5 The electrical conductance of the pure Al 2 O 3 nanotube device. The measured surface charge density of pure Al 2 O 3 nanotube was ~0.1C/m 2, comparable to pure O 2 nanochanels reported previously (0.01-0.1C/m 2 ). Figure S5 shows the measured ionic conductance of pure Al 2O 3 nanotube devices measured at different concentration of KCl solution under low bias voltage. It shows unipolar characteristics that deviates from the bulk behavior at low concentration, which confirm surface-charge governed transport, in consistent with the O 2 nanotube devices reported previously. The surface charge density can be estimated from the ionic current in the unipolar transport region.

Figure S6 The dependence of diode rectification on the length of the nanochannel. The ionic current of a 10μm nanotube diode device normalized to the channel dimension (L channel /A channel ) I, where I is ionic current measured under bias voltage V b, L channel is the length of the PN nanochannel and A channel is the area of PN nanochannel cross section, shows a significant increase compared to a typical 5μm nanotube diode device at unipolar concentration region. Inset: SEM images of the 10μm long - Al 2 O 3 / nanowire, which was later made into the 10μm nanotube diode device measured.

Figure S7 Device reproducibility. (a-c) I-V curve of three different nanotube diode devices at 1μM bulk KCl concentration. Current rectification ratios are consistent among devices. (d) I-V curve of Dev_3 at 3μM bulk KCl, consistent with the rectification ratio reported in Figure 4.