Laser Assisted Flip Chip Assembly for LCD Applications using ACP and NCP Adhesive Joining

Similar documents
Laser Solder Attach for Optoelectronics Packages

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

"Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers"

Electroless Bumping for 300mm Wafers

WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies

WAFER-LEVEL SOLDER SPHERE PLACEMENT AND ITS IMPLICATIONS

B. Flip-Chip Technology

MICRO BALL BUMPING PACKAGING FOR WAFER LEVEL & 3-D SOLDER SPHERE TRANSFER AND SOLDER JETTING

Advanced Packaging Equipment Solder Jetting & Laser Bonding

METHODS OF MICRO BALL BUMPING FOR WAFER LEVEL & 3- DIMENSIONAL APPLICATIONS USING SOLDER SPHERE TRANSFER AND SOLDER JETTING

NEW PACKAGING AND INTERCONNECT TECHNOLOGIES FOR ULTRA THIN CHIPS

Chemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition

Wafer Level Solder Bumping and Flip Chip Assembly with Solder Balls Down to 30µm

Application Bulletin 240

Solder Bumping and Processing of Flip-Chips with a Solder Bump Diameter of 30µm or 40µm

Tape Automated Bonding

Flip Chip Bumping & Assembly

Processes for Flexible Electronic Systems

Fraunhofer IZM - ASSID

The Role of Flip Chip Bonding in Advanced Packaging David Pedder

Assembly/Packagng RF-PCB. Thick Film. Thin Film. Screening/Test. Design Manual

Assembly Instructions for SCA6x0 and SCA10x0 series

Application Note AN-1011

23. Packaging of Electronic Equipments (2)

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

Chapter 2. Literature Review

Assembly Instructions for SCC1XX0 series

Drucktechnik für das moderne Packaging - Teil 2

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

mcube WLCSP Application Note

PAGE 1/6 ISSUE SERIES Micro-SPDT PART NUMBER R516 XXX 10X. (All dimensions are in mm [inches]) R 516 _ 1 0 _

BGA (Ball Grid Array)

Chapter 11 Testing, Assembly, and Packaging

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality

Flip Chip Installation using AT-GDP Rework Station

PAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _

Flip Chip Bonding Using Sony Anisotropic Conductive Film (ACF) FP1526Y

PRESS KIT. High Accuracy Device Bonder with Robotics.

UMS User guide for bare dies GaAs MMIC. storage, pick & place, die attach and wire bonding

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Brief Introduction of Sigurd IC package Assembly

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE

New wafer level stacking technologies and their applications

FBTI Flexible Bumped Tape Interposer

Adapted Assembly Processes for Flip-Chip Technology With Solder Bumps of 50 µm or 40 µm Diameter

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension

سمینار درس تئوری و تکنولوژی ساخت

AN5046 Application note

A study of laser jet soldering process with 55 μm tin balls for head gimbal assembly manufacturing

CHAPTER 11: Testing, Assembly, and Packaging

Challenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates.

FLIP CHIP LED SOLDER ASSEMBLY

!"#$"%&' ()#*+,-+.&/0(

General Rules for Bonding and Packaging

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

PANEL LEVEL PACKAGING A MANUFACTURING SOLUTION FOR COST-EFFECTIVE SYSTEMS

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

ESCC2006 European Supply Chain Convention

New Approaches to Develop a Scalable 3D IC Assembly Method

Study on Solder Joint Reliability of Fine Pitch CSP

WB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding

EUFANET Toulouse conferences, November 28th-29th, 2011 Stéphane Bellenger, IPDiA

Microsystem Technology for Eddy Current Testing Johannes PAUL, Roland HOLZFÖRSTER

50 Micron Pitch Flip Chip Bumping Technology: Processes and Applications

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

9 CHIP BONDING AT THE FIRST LEVEL

mcube LGA Package Application Note

Sophisticated Microelectronics. Design Manual

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

Flip-Chip for MM-Wave and Broadband Packaging

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

Industrial technology Innovation for success Customized solutions for industrial applications

Thin Film Resistor Integration into Flex-Boards

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Murata Silicon Capacitors WBSC / WTSC / WXSC 250 µm / WLSC 100 µm Assembly by Wirebonding. Table of Contents

Advances in stacked-die packaging

Data Sheet _ R&D. Rev Date: 8/17

Large area cost-efficient electronics integration. Flexible Substrate Polytronische Systeme

Advanced High-Density Interconnection Technology

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

SMT Assembly Considerations for LGA Package

FEATURES DESCRIPTION ABSOLUTE MAXIMUM RATINGS. T AMB = +25 C ( Unless otherwise specified )

High Density Interconnect on Flexible Substrate

WLP User's Guide. CMOS IC Application Note. Rev.1.0_03. ABLIC Inc., 2014

"CONDUCTIVE ADHESIVES THE HIGH TECH SOLUTION IN MEDICAL ELECTRONICS" By Dr. Ken Gilleo, Ph.D. 1 & Bob Boyes 2

ACTIVE IMPLANTS. Glass Encapsulation

Silicon Interposers enable high performance capacitors

Dicing Through Hard and Brittle Materials in the Micro Electronic Industry By Gideon Levinson, Dicing Tools Product Manager

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Surf-Shooter SMT Surface Mount Connectors

Fabrication of a DRAM Cube Using a Novel Laser Patterned 3-D Interconnect Process

APPLICATION NOTE. BGA Package Overview. Prepared by: Phill Celaya, Packaging Manager Mark D. Barrera, Broadband Knowledge Engineer.

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

Transcription:

1 Laser Assisted Flip Chip Assembly for LCD Applications using ACP and NCP Adhesive Joining Elke Zakel, Ghassem Azdasht, Thorsten Teutsch *, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15-17, Germany Phone:+ 49 (0) 33 21/ 44 95-0 Fax: + 49 (0) 33 21/ 44 95-23 email: zakel@pactech.de URL: www.pactech.de *Pac Tech Packaging Technologies USA, Inc. 328 Martin Avenue, Santa Clara, CA 95050, USA Phone:+ 1 408 588-1925 Fax: + 1 408 588 1927 email: blankenhorn@pactech.de URL: www.pactech-usa.com Abstract Advanced Packaging and especially Flip Chip Assembly has an increased importance in modern microelectronics industry. Flip Chip and miniaturized packaging is being implemented in volume productions in consumer products in mobile telecommunication as well as in advanced high end automotive and aerospace industry. One additional aspect which goes with the miniaturization is the implementation of new substrates and especially low cost flexible substrates for 3D packaging in this industry. One main requirement is infrastructure for bumping. There are several processes, technologies and companies worldwide proving this infrastructure. In the equipment field, the majority of today s Flip Chip Bonders is derived from modified SMD equipment respectively from modified die bonder equipment. The majority of the Flip Chip Assembly Processes are based on soldering, however adhesive attach is having a stronger and more important impact in Flip Chip Technology. Adhesive attach is especially interesting in applications on flexible circuits, like LCD drivers and smart cards. The methods of flip attach are all using thermal energy by either reflow convection ovens or a thermal based on heated tools (thermode). This paper shows a new approach of using laser for a selective attach of Flip Chip and SMT type of components. The advantage of laser instead of direct thermal heating is given by extreme high selectivity and by using a localized heat with an extremely good time control in the milisecond range. In contrast to infrared ovens where the assembly process takes minutes and to thermodes where the assembly process is taking seconds, the laser attach allows selective assembly process with a duration of milliseconds. By this, the thermal stress induced in the package and on the substrate is minimized allowing implementation of new substrates and new IC s which are thermally more sensitive. This paper will show applications of Laser Flip Chip Attach for Soldering and for Adhesive Curing of underfill material, ACF and NCF or NCP materials. The Laser Soldering allows processing of a high variety of solder alloys including eutectic tin lead, lead free SnAgCu and SnAg together with AuSn. The paper will show applications of ACF and NCP attach for LCD driver applications, smart cards/ smart labels. The tool which was developed by PacTech is the Laser Placer using a Flip Chip Attach LAPLACE.

2 I. Introduction The use of lasers for soldering and microwelding is offering technological many advantages compared to the standard oven reflow or thermode soldering/ bonding methods. The advantages are based on the laser physics which offers the possibility of localized heat and short laser pulses. Localized heat means that no or minimal thermal stresses are applied on the area outside of the bonding interface. A short pulse leads to a low thermal stress on chip and substrate, respectively on the interconnections because the amount of thermal energy provided in one laser pulse is transferred in a short periode of time. By laser, the heat is localized and the temperature can be applied selectively in the interconnection areas. It is not necessary to heat up a whole substrate to a reflow temperature in order to melt and reflow a small interconnection of a few µm size. One technical advantages deducted from the use of laser physics is one side the compatibility with soldering and adhesive processes for flip chip attach. Lasers can be used for both soldering, but also adhesive curing. This allows shorter soldering times and shorter adhesive curing times, significantly below one second. Laser soldering and interconnection technology can also be applied for flip chip and resistor attach, as well as for solder attach. Lasers permit a high flexibility on substrate selections, especially allow bonding and soldering on low cost TG substrates which can be organic or anorganic material, ridgid or flexible materials. A comparison of the soldering times and soldering temperatures between SMT oven reflow, thermode reflow and laser soldering is given in Table 1. Figure 1 shows the schematics of the pulse time and thermal mode. Heating Time to Bonding Temperature Heating Time to bonding temperature Thermode: 2 4 sec Laser: 0,5-50 msec Laser A comparison of the Flip Chip Adhesive Joining Processes is shown in Table 2. In contrast to soldering, adhesive joining allows a significant reduction of the interconnection temperature. However, the disadvantage of adhesive joining is a stronger dependence on the materials, since the interconnection is done by the adhesive material itself. Generally longer processing times because the curing of the adhesive material must be calculated during the Flip Chip Assembly operation. Thermode Bonding vs Laser Bonding Heating time to bonding temperature: Laser: Thermode Figure1: Thermode Bonding vs. Laser Bonding 0.01-0.1 sec ~ msec Thermode: 2 4 sec ~ sec Oven Reflow : 22 50 sec ~ min Table 1 : Thermode Bonding vs. Laser Laser Bonding

3 Flip Chip Assembly Processes Adhesive joining ACA 150-180 C 5-20 sec anisotropic conductive adhesive ICA 50-100 C 300-600 sec isotropic conductive adhesive NCA 150-180 C 5-20 sec nonconductive adhesive Laser curing 150-300 C < 1 sec In general, Laser Flip Chip Attach is compatible with all substrate and pad materials used in Flip Chip Technology today. Especially for flexible substrates, the laser attach brings advantages due to the fact that the interconnection is done immediately and in situ on the flexible substrate does reducing the handling issues of flexible SMD reflow processes and the fixture assembly associated with this. Table 2 : Comparison of the Flip Chip Adhesive Joining Processes Laser Curing allows a significant reduction in the processing times in the range of milliseconds, since the temperature which can be induced in a short time is significantly higher compared to a thermode or oven curing. An overview on the substrate materials used in today s Flip Chip applications is given in Table 3. Advantage of Laser Soldering and Laser Curing Laser Physics Localized heat no thermal stress on the areas outside of bonding interface Short laser pulse low thermal stress on chip/ substrate and interconnection Table 4: Advantage of Laser Soldering and Laser Curing Substrate Materials in Standard Flip Chip Applications Laser soldering compatibility with rigid substrates Substrate FR4, BT- Epoxy, Polyimide, Ceramic, TG TG above 150 C most applications: rigid Pad metallization Copper coated with Ni/ Au, Sn, Au Thin Film : Cr/Au, Ni/Au Table 3: Substrate Materials In summary, the use for both the Flip Chip Soldering and Flip Chip Laser Adhesive Attach is shown in Table 4. By use of laser physics, both Soldering and Adhesive Attach can be used. The thermal energy applied in the interconnection is significantly reduced and allows the implementation of new low cost materials. Table 5 summarizes of the advantages of laser soldering and laser physics. In summary, a totally reduced stress by lower cycle times and lower thermal energy is possible with laser attach. Technical Advantages by Use of Laser Physics Compatible with soldering and adhesive joining (laser curing) for flip chip attach Allows shorter soldering and adhesive curing times (below 1 second see attached files) Compatible with flip chip and resistor/ capacitor attach Flexibility for substrate selection - Allows bonding on low cost/ low TG flex antenna materials - Allows bonding on rigid materials and a variety of metallizations - Flexibility for different substrate metallizations Table 5:Technical Advantages of Laser Soldering and Laser Physics

4 II. Technical Implementation of LAPLACE In order to take advantage of this laser technology, PacTech has developed a new Flip Chip Bonder in which the laser is integrated in the bond head. The process flow of this new LAPLACE process is shown in Figure 2. Process Flow LAPLACE BUMPING A very favourable combination of Laser Flip Chip Assembly on flex circuits is the solder capped maskless meniscus bump. Figure 4 shows an image of these low cost bumps produced with an electroless NiAu UBM and a solder cap of eutectic, tin lead, lead free solder or AuSn. The small solder cap on these bumps allows on the substrates size an elimination on the solder mask and with this, a significant reduction of substrate cost. Maskless Meniscus Bump Underfill/ ACF/NCP ACF/NCP Dispense LAPLACE Flip Cip Laserbonding Flip Cip Laserbonding and and Underfill Underfill Precure Precure Underfill Postcure Solder: eutectic Pb/Sn Pitch: 100 µm Figure 2: Process Flow LAPLACE With regard to the bumping processes required for the LAPLACE interconnection, the technology is compatible with all standard processes used in industry today. Of course, basically, LAPLACE requires bumped dies or bumped substrates, parallel to other processes. An overview of the bumping requirements is given in Figure 3. Bumping requirements Laplace requires bumped dice Compatible with all bump types Electroplated Gold Stud Au-Bump (TS wire Bond) Low Cost Electroless Ni/Au Solder bump M2 Bump Figure 3: Bumping Requirements Figure 4: Maskless Meniscus Bump The process flow of LAPLACE is shown in Figure 5. Integrated in the LAPLACE system is a dispenser which can be used for the dispense of an underfill (e. g., no flow underfill) or a flux for soldering processes. For adhesive joining processes, the dispense of the anisotropic conductive paste or non conductive paste (NCP) is possible. Prior to dispensing, optionally an preheating stage can be integrated in the tool in order to remove humidity from the substrate and avoid additional voids in the underfill by release of humidity during the Flip Chip attach and curing. The chips can be picked from waffle packs or from a direct die feeder using the sawing foil. In the bonding tool which picks the chip by use of vacuum, a special laser optics is integrated. This laser optics is heating the Silicon die from the back side and is inducing the thermal energy into the interconnection to be bonded or into the adhesive by curing it. Thus the laser is used for the soldering process on one side, but

5 also for the curing of the adhesive underfill material or ACF, NCP material. First tests have also been done with conductive adhesives showing the laser can also be used for the curing of the conductive material by in situ curing. Flip chip on coil for contactless smart cards Process Flow LAPLACE - part 1 Substrate handling: sheet to sheet Assembly: Laplace ACF attach Figure 7: Flip Chip on Coil Figure 5: Process Flow LAPLACE Figure 6 shows one of the basic versions of the LAPLACE system with integrated reel to reel tool for 35 mm tape and laser class 1 enclosures. Alternatively to the attach of the IC s directly on the antenna, the assembly can be done on Modules which are subsequently attached onto the antenna. The module attach allows a higher flexibility in the selection of the materials for the antenna in smart cards and smart labels. Figure 8 shows different layouts of modules for the smart card attach. Pac Tech Reel-To-Reel-System Flip Chip Modules for contactless Smart Cards Substrate handling: reel to reel Assembly: Laplace soldering Flip chip attach Figure 6: Reel-To-Reel-System Figure 8: Smart Card Module III Applications The applications of LAPLACE today are mainly in the field of flexible circuits on smart cards and smart labels. Figure 7 shows an application of smart label Flip Chip attach directly on etched antenna and PVC substrate. Alternatively to the attach of the IC, the laser soldering can be used for selective attach of wires on bumped dies for coils. Figure 9 shows an application of wire attach using laser micro joining and welding technology.

6 LAPLACE Capacitor Attach on Flexible Circuit LAPLACE - Fluxless laser soldering Reel to Reel Processing with integrated FC-Attach for optoelectronic applications Figure 9 a: Fluxless Laser Soldering A new application with a LAPLACE bonding head using a high accuracy and a high bonding pressure is the LCD IC - attach. Figure 11 shows bumped circuits attached with LAPLACE by using ACF and NCP as interconnection technology. For this, the placement accuracy of the new bonding tool is ± 3.5µm. LAPLACE Laser attach of polymer coated wire (coil) Laser attach Pull - test Polymer coated Optimal adhesion Copper coil on Ni/ Au 100% wire break Figure 10: Capacitor Attach 227 LAP Figure 9 b: Application of Wire Attach The laser LAPLACE tool can be used with an adapted handling and pick and place tool as well for the attach of small SMD components, like resistors and capacitors onto the flex. In flex circuits for many consumer products, the attach of the capacitors and resistors is an issue and requires special fixtures. By use of laser attach, the problem of the fixture is eliminated since the components are fixed and contacted by soldering or adhesive curing directly to the substrate during and with the short pulse. Figure 10 shows the capacitor attach using LAPLACE tool. The main benefit in the interconnection presented here, is the combination of LAPLACE with the low cost electroless NiAu bumps in a pitch of 50µm. Flip-Chip-Laserbonder LAPLACE High Precision Application: LCD Driver ACF NCP Figure 11 a: Flip Chip Laser Bonder

7 Cross Section of Flip Chip Solder Contact Overview NCP Assembly with LAPLACE Figure 11b : NCP - Assembly with LAPLACE Figure 13: Cross Sections IV Summary 146 REL LAPLACE can also be used as a normal reflow bonding tool with in situ reflow. Figure 12 shows a SMD type of application for biomedical implants in which LAPLACE is used for standard Flip Chip Solder Joint in combination with a fluxless soldering technique. Flip Chip on FR4 Medical Application A new bonding method using a laser heated tool was developed. The advantages of laser physics have been discussed and demonstrated in the prototype and production tool. Applications based on smart cards on flexible circuits, LCD drivers and high end flexible circuits, but also on rigid substrate have been demonstrated. In principle, it could be shown that LAPLACE is compatible with all types of Flip Chip interconnections which are state of the art in industry today. Figure 14 shows an overview of all the Flip Chip interconnection technologies which are compatible with laser joining technology and supported by laser technology. Panel Magnification 100 x Low Cost Flip Chip Electroless Ni/Au Bump Figure 12 :Application for Biomedical Implants Leadfree Soldering Anistropic Adhesive Conductive Adhesive Nonconductive Adhesive Figure 13 shows the cross sections obtained by this standard soldering interconnection with LAPLACE. Figure 14: Low Cost Flip Chip 185

8 References /1/ De Haven, Dietz, Controlled Collapse Chip Carrier (C4) an Enabling Technology, Proceedings of the 1994 Electronic Components and Technology Conference (44 th ECTC), Washington D.C., pp. 1-6. 1994. /2/ L. F. Miller, Controlled Collapse After Reflow Chip Joining, IBM J. Res. Develop., Vol. 13, pp. 239-250, May, 1969. /3/ T. Oppert, T. Teutsch, E. Zakel, D. Tovar, A Bumping Process for 12" Wafers, Bumping Process for 12" Wafers, Proceedings of the IEMT Symposium (24 th IEMT), Austin TX, pp. 328-333, October 18-19, 1999 /4/ T. Oppert, E. Zakel, T. Teutsch, A Roadmap to Low Cost Flip Chip and CSP using Electroless Ni/Au, Proceedings of the International Electronics Manufacturing Technology Symposium (IEMT) Symposium, Omiya, Japan, April 15-17, 1998 /5/ T. Oppert, T. Teutsch, E. Zakel, D. Tovar A Bumping Process for 300 mm Wafers, Proceedings of the HDI Conference, Phoenix AZ, September 25-27, 2000 /6/ R. Heinz, E. Klusmann, H. Meyer, R. Schulz, PECVD of transition metals for the production of high-density circuits, Surface and Coatings Technology 116-119 (1999) 886-890. /7/ Pac Tech Webpage: www.pactech.de /8/ P. Kasulke, W. Schmidt, L. Titerle, H. Bohnaker, T. Oppert, E. Zakel, Solder Ball Bumper SB 2 -A flexible manufacturing tool for 3-dimensional sensor and microsystem packages, Proceedings of the International Electronics Manufacturing Technology Symposium (22 nd IEMT), Berlin, April 27-29, 1998 /9/ G. Azdasht, L. Titerle, H. Bohnaker, P. Kasulke, E. Zakel, Ball Bumping for Wafer Level CSP - Yield Study of Laser Reflow and IR-Oven Reflow, Proceedings of the Chip Scale International, San Jose CA, September 14-15, 1999 /10/ T. Teutsch, T. Oppert, E. Zakel, E. Klusmann, H. Meyer, R. Schulz, J. Schulze, Wafer Level CSP using Low Cost Electroless Redistribution Layer Proceedings of IEMT/ IMC Symposium, Omya, Japan, April 19-21, 2000