Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Similar documents
Lecture 1. Tinoosh Mohsenin

Digital Systems Design

Course Outcome of M.Tech (VLSI Design)

EC 1354-Principles of VLSI Design

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

EE19D Digital Electronics. Lecture 1: General Introduction

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2

Datorstödd Elektronikkonstruktion

EECS 427 Lecture 21: Design for Test (DFT) Reminders

Evolutionary Electronics

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

Computer Aided Design of Electronics

Digital Design and System Implementation. Overview of Physical Implementations

AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER

Lecture 1: Introduction to Digital System Design & Co-Design

EE 434 ASIC & Digital Systems

Digital Systems Laboratory

INF3430 Clock and Synchronization

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

An Efficent Real Time Analysis of Carry Select Adder

A Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools

(VE2: Verilog HDL) Software Development & Education Center

Chapter 1 Introduction

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

Introduction (concepts and definitions)

Hardware-Software Co-Design Cosynthesis and Partitioning

Course Content. Course Content. Course Format. Low Power VLSI System Design Lecture 1: Introduction. Course focus

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

IES Digital Mock Test

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

Multi-Channel FIR Filters

VLSI Design I; A. Milenkovic 1

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design

Hardware Implementation of Automatic Control Systems using FPGAs

EE 280 Introduction to Digital Logic Design

Policy-Based RTL Design

Lecture 3: Logic circuit. Combinational circuit and sequential circuit

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EECS150 - Digital Design Lecture 2 - CMOS

Low Power Design Methods: Design Flows and Kits

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS

DESIGN OF LOW POWER MULTIPLIER USING COMPOUND CONSTANT DELAY LOGIC STYLE

Welcome to 6.S084! Computation Structures (special)

EE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.

Design and Implementation of High Speed Carry Select Adder

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

EECS150 - Digital Design Lecture 15 - CMOS Implementation Technologies. Overview of Physical Implementations

EECS150 - Digital Design Lecture 9 - CMOS Implementation Technologies

Chapter # 1: Introduction

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students

An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EECS150 - Digital Design Lecture 19 CMOS Implementation Technologies. Recap and Outline

Lecture Perspectives. Administrivia

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers

ASIC Computer-Aided Design Flow ELEC 5250/6250

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

Low-Power Digital CMOS Design: A Survey

Electronics & Telecommunications Engineering Department

An Efficient Method for Implementation of Convolution

Lecture 4&5 CMOS Circuits

Academic Course Description

Contents 1 Introduction 2 MOS Fabrication Technology

Disseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

Chapter 6: DSP And Its Impact On Technology. Book: Processor Design Systems On Chip. By Jari Nurmi

Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL

CMOS Technology for Computer Architects

Chapter # 1: Introduction

Mixed-Signal Simulation of Digitally Controlled Switching Converters

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering

PROGRAMMABLE ASICs. Antifuse SRAM EPROM

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

Digital Design: An Embedded Systems Approach Using VHDL

Electrical Engineering 40 Introduction to Microelectronic Circuits

Academic Course Description

A 0.9 V Low-power 16-bit DSP Based on a Top-down Design Methodology

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

CS/EE 181a 2010/11 Lecture 1

Welcome to 6.111! Introductory Digital Systems Laboratory

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

Design Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

CS 6135 VLSI Physical Design Automation Fall 2003

1 Digital EE141 Integrated Circuits 2nd Introduction

VLSI Designed Low Power Based DPDT Switch

Transcription:

Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012

Today Administrative items Syllabus and course overview Digital signal processing overview 2

Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe691/ Office hours After class By appointment 3

Course Description This course focuses on Digital Signal processing and communication applications Advanced topics in logic design Pipelining Memory system design Fixedpoint arithmetic Timing Analysis Low Power Design FPGA implementation and its features 4

Course Description Computer Aided Design of large/complex digital system Verilog Xilinx ISE flow Simulation (isim) Synthesis and place & route FPGA verification Virtex 5 Prerequisite CMPE 415 CMPE 310 5

Course Description Lectures Handouts Homework/ projects Three/four HWs Midterm Exam Mid March Final Project and Presentation (or Final exam) A simple communication system design and optimization. 6

Lectures Ask questions at any time Participate in the class (%5 of your grade) Please silence phones Please hold conversations outside of class No computer usage in class 7

Advanced FPGA Design FPGA: Field Programmable Gate Arrays Advanced: Basic knowledge of FPGA and verilog coding Design: meeting functional requirements while satisfying performance, delay, power and cost budgets 8

The Future: New Applications Very limited power budgets Require significant digital signal processing Must perform in real time Reconfigurable for different environments Require innovations in algorithm, architecture, and circuit design 9 B. Baas

Future Military Applications Qasxzczxcxcver4 ` @ D. Truong

Portable Medical Monitoring and Analysis Data must be acquired, analyzed and transmitted Some must be processed in real time Ultra low power processing 11 @ M. Sarkar

Software Defined Radio and Cognitive Radio Software Define Radio: The ability to switch between different radios in the same hardware for data, reliability, voice, image purposes or their combination Improves situational awareness Cognitive radio: The ability for radios to sample the surrounding environment, determine where interference and electronic warfare jamming are blocking certain frequencies, and automatically choose the best frequencies on which to communicate and set up an ad-hoc network on the fly to make best use of those clear frequencies Challenges: Finding unused frequencies, determining how to rank each radio message or data transmission in importance, to find a way for the highest-priority radio and data traffic to get through first, and to enable lower-priority traffic to wait in line. Has to be in real time with minimum latency 12

Combat Casualty Care Improve the efficiency of treatment so that more patients can be treated with the same number of healthcare providers Increase the device intelligence 16 weeks training for EMT-B medics be sufficient Reduce the total carrying medical equipment weight Example: portable ultrasound machines Intelligent adaptive algorithms to increase the efficiency of detection All features are integrated in a programmable platform 13

Trends in Cellphone Chip Integration 8x 2x 1x 1993 iphone 3GS Relative no. of ICs per cellphone Chip integration is increasing every generation Cell phone size is decreasing Less integrated circuits (ICs) per phone Users want more features every generation Power budget is very limited 14 Y. Neuvo, ISSCC 2004

Cellphone Architecture Example Integrated Transceiver Cellphone chips have multiple processing cores and support multiple applications and features Ex: Integrated Transceiver: WiFi (802.11a/b/g), Bluetooth, FM www.phonewreck.com, 15 C.H. Van Berkel, DATE 2009

Digital Systems Electronic circuits that use discrete representations of information Discrete time and values 16

Digital Signal Processing vs Analog Processing DSP arithmetic is completely stable over process, temperature, and voltage variations Ex: 2.0000 + 3.0000 = 5.0000 will always be true as long as the circuit is functioning correctly DSP energy efficiencies are rapidly increasing Once a DSP processor has been designed in a portable format (gate netlist, HDL, software), very little effort is required to port (re target) the design to a different processing technology. Analog circuits typically require a nearly complete re design. DSP capabilities are rapidly increasing Analog A/D speed x resolution product doubles every 5 years Digital processing performance doubles every 18 24 Months (6x to 10x every 5 years 17

Common DSP Applications Early applications Instrumentation Radar Imaging Current applications Audio, video Networking Telecommunications 18

Common Trends Analog based Digital based Music: records, tapes CDs Video: VHS, 8mm DVD, Blu ray Telephony, cell phones: analog (1G) digital (2G, 3G, 4G, ) Television: NTSC digital (DVB, ATSC, ISDB, ) Many new things use digital data and speak digital: computers, networks, digital appliances 19

Basic Digital Circuit Components Primitive components for logic design AND gate OR gate inverter multiplexer 20

Sequential Circuits Circuit whose output values depend on current and previous input values Include some form of storage of values Nearly all digital systems are sequential Mixture of gates and storage components Combinational parts transform inputs and stored values 21

Flipflops and Clocks Edge-triggered D-flipflop stores one bit of information at a time Timing diagram Graph of signal values versus time 22

Hierarchical Design Architecture Design Design Functional Verification N OK? Y N Unit Design Unit Verification OK? Y Integration Verification N OK? Y 23

What we learn by the end of semester Processor building blocks Binary number representations Types of Adders Multipliers Complex arithmetic hardware Memories Communication algorithms and systems Design optimization targeted for FPGA Verilog synthesis to a gate netlist Delay estimation and reduction Area estimation and reduction Power estimation and reduction 24

A Simple Design Methodology Requirements and Constraints Design Synthesize Physical Implementation Manufacture Functional Verification Post-synthesis Verification Physical Verification Test OK? Y OK? Y OK? Y N N N Digital Design Chapter 1 Introduction and Methodology 25

Hierarchical Design Circuits are too complex for us to design all the detail at once Design subsystems for simple functions Compose subsystems to form the system Treating subcircuits as black box components Verify independently, then verify the composition Top-down/bottom-up design Digital Design Chapter 1 Introduction and Methodology 26

Synthesis We usually design using register-transferlevel (RTL) Verilog Higher level of abstraction than gates Synthesis tool translates to a circuit of gates that performs the same function Specify to the tool the target implementation fabric constraints on timing, area, etc. Post-synthesis verification synthesized circuit meets constraints Digital Design Chapter 1 Introduction and Methodology 27

Physical Implementation Implementation fabrics Application-specific ICs (ASICs) Field-programmable gate arrays (FPGAs) Floor-planning: arranging the subsystems Placement: arranging the gates within subsystems Routing: joining the gates with wires Physical verification physical circuit still meets constraints use better estimates of delays Digital Design Chapter 1 Introduction and Methodology 28

Codesign Methodology Requirements and Constraints Partitioning Hardware Requirements and Constraints Software Requirements and Constraints Hardware Design and Verification Software Design and Verification N OK? OK? N Manufacture and Test Digital Design Chapter 1 Introduction and Methodology 29

Summary Digital systems use discrete (binary) representations of information Basic components: gates and flipflops Combinational and sequential circuits Real-world constraints logic levels, loads, timing, area, etc Verilog models: structural, behavioral Design methodology Digital Design Chapter 1 Introduction and Methodology 30

Integrated Circuits (ICs) Circuits formed on surface of silicon wafer Minimum feature size reduced in each technology generation Currently 90nm, 65nm Moore s Law: increasing transistor count CMOS: complementary MOSFET circuits input output Digital Design Chapter 1 Introduction and Methodology 31

Logic Levels Actual voltages for low and high Example: 1.4V threshold for inputs Digital Design Chapter 1 Introduction and Methodology 32

Logic Levels TTL logic levels with noise margins V OL : output low voltage V OH : output high voltage V IL : input low voltage V IH : input high voltage Digital Design Chapter 1 Introduction and Methodology 33

Static Load and Fanout Current flowing into or out of an output High: SW1 closed, SW0 open Voltage drop across R1 Too much current: V O < V OH Low: SW0 closed, SW1 open Voltage drop across R0 Too much current: V O > V OL Fanout: number of inputs connected to an output determines static load Digital Design Chapter 1 Introduction and Methodology 34

Capacitive Load and Prop Delay Inputs and wires act as capacitors tr: rise time tf: fall time tpd: propagation delay delay from input transition to output transition Digital Design Chapter 1 Introduction and Methodology 35

Other Constraints Wire delay: delay for transition to traverse interconnecting wire Flipflop timing delay from clk edge to Q output D stable before and after clk edge Power current through resistance => heat must be dissipated, or circuit cooks! Digital Design Chapter 1 Introduction and Methodology 36

Area and Packaging Circuits implemented on silicon chips Larger circuit area => greater cost Chips in packages with connecting wires More wires => greater cost Package dissipates heat Packages interconnected on a printed circuit board (PCB) Size, shape, cooling, etc, constrained by final product Digital Design Chapter 1 Introduction and Methodology 37

Models Abstract representations of aspects of a system being designed Allow us to analyze the system before building it Example: Ohm s Law V = I R Represents electrical aspects of a resistor Expressed as a mathematical equation Ignores thermal, mechanical, materials aspects Digital Design Chapter 1 Introduction and Methodology 38

Verilog Hardware Description Language A computer language for modeling behavior and structure of digital systems Electronic Design Automation (EDA) using Verilog Design entry: alternative to schematics Verification: simulation, proof of properties Synthesis: automatic generation of circuits Digital Design Chapter 1 Introduction and Methodology 39

Module Ports Describe input and outputs of a circuit Digital Design Chapter 1 Introduction and Methodology 40

Structural Module Definition module vat_buzzer_struct ( output buzzer, input above_25_0, above_30_0, low_level_0, input above_25_1, above_30_1, low_level_1, input select_vat_1 ); wire below_25_0, temp_bad_0, wake_up_0; wire below_25_1, temp_bad_1, wake_up_1; // components for vat 0 not inv_0 (below_25_0, above_25_0); or or_0a (temp_bad_0, above_30_0, below_25_0); or or_0b (wake_up_0, temp_bad_0, low_level_0); // components for vat 1 not inv_1 (below_25_1, above_25_1); or or_1a (temp_bad_1, above_30_1, below_25_1); or or_1b (wake_up_1, temp_bad_1, low_level_1); mux2 select_mux (buzzer, select_vat_1, wake_up_0, wake_up_1); endmodule Digital Design Chapter 1 Introduction and Methodology 41

Behavioral Module Definition module vat_buzzer_struct ( output buzzer, input above_25_0, above_30_0, low_level_0, input above_25_1, above_30_1, low_level_1, input select_vat_1 ); assign buzzer = select_vat_1? low_level_1 (above_30_1 ~above_25_1) : low_level_0 (above_30_0 ~above_25_0); endmodule Digital Design Chapter 1 Introduction and Methodology 42

Design Methodology Simple systems can be design by one person using ad hoc methods Real-world systems are design by teams Require a systematic design methodology Specifies Tasks to be undertaken Information needed and produced Relationships between tasks dependencies, sequences EDA tools used Digital Design Chapter 1 Introduction and Methodology 43

Design using Abstraction Circuits contain millions of transistors How can we manage this complexity? Abstraction Focus on relevant aspects, ignoring other aspects Don t break assumptions that allow aspect to be ignored! Examples: Transistors are on or off Voltages are low or high Digital Design Chapter 1 Introduction and Methodology 44

Embedded Systems Most real-world digital systems include embedded computers Processor cores, memory, I/O Different functional requirements can be implemented by the embedded software by special-purpose attached circuits Trade-off among cost, performance, power, etc. Digital Design Chapter 1 Introduction and Methodology 45