Title: New High Efficiency Intermodulation Cancellation Technique for Single Stage Amplifiers.

Similar documents
This article provides a new design configuration that uses the basic concept of the RFAL distortion cancellation technique.

Understanding Mixers Terms Defined, and Measuring Performance

Linearity Improvement Techniques for Wireless Transmitters: Part 1

A Mirror Predistortion Linear Power Amplifier

Selecting the Right Mixer for Your Application Using Yoni -the Advanced Search Engine (AN )

General configuration

EMC Amplifiers Going Beyond the Basics to Ensure Successful Immunity Tests

Termination Insensitive Mixers By Howard Hausman President/CEO, MITEQ, Inc. 100 Davids Drive Hauppauge, NY

A 3-Stage Shunt-Feedback Op-Amp having 19.2dB Gain, 54.1dBm OIP3 (2GHz), and 252 OIP3/P DC Ratio

LECTURE 6 BROAD-BAND AMPLIFIERS

Many applications. Mismatched Load Characterization for High-Power RF Amplifiers PA CHARACTERIZATION. This article discusses the

BROADBAND DISTRIBUTED AMPLIFIER

Introduction to Surface Acoustic Wave (SAW) Devices

RF, Microwave & Wireless. All rights reserved

The Schottky Diode Mixer. Application Note 995

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

PA FAN PLATE ASSEMBLY 188D6127G1 SYMBOL PART NO. DESCRIPTION. 4 SBS /10 Spring nut. 5 19A702339P510 Screw, thread forming, flat head.

AVP TO 2600 MHz, 15 WATTS HIGH POWER GaNPak B AMPLIFIER AVP2524 SPECIFICATIONS * INTERMODULATION PERFORMANCE ABSOLUTE MAXIMUM RATINGS AVP2524

Measuring 3rd order Intercept Point (IP3 / TOI) of an amplifier

Understanding Power Splitters

Keysight Technologies Making Accurate Intermodulation Distortion Measurements with the PNA-X Network Analyzer, 10 MHz to 26.5 GHz

ISSCC 2001 / SESSION 23 / ANALOG TECHNIQUES / 23.2

Figure 1 shows the placement of a mixer in a ANTENNA. f R f I LNA R I. Figure 1. Schematic diagram showing mixer placement in a receiver front end.

WPS GHz Linear Power Amplifier Data Sheet

High Gain Low Noise Amplifier Design Using Active Feedback

SHF Communication Technologies AG

WPS GHz Linear Power Amplifier Data Sheet

ATF-531P8 900 MHz High Linearity Amplifier. Application Note 1372

GaAs, phemt, MMIC, Single Positive Supply, DC to 7.5 GHz, 1 W Power Amplifier HMC637BPM5E

HELA-10: HIGH IP3, WIDE BAND, LINEAR POWER AMPLIFIER

Application Note 5057

Improving Amplitude Accuracy with Next-Generation Signal Generators

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

Vector Network Analyzers (VERY) Basics. Tom Powers USPAS SRF Testing Course 19 Jan. 2014

T he noise figure of a

Keysight Technologies 8 Hints for Making Better Measurements Using RF Signal Generators. Application Note

KH300 Wideband, High-Speed Operational Amplifier

SMT Hybrid Couplers, RF Parameters and Applications

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

MMA GHz 1W Traveling Wave Amplifier Data Sheet

DESIGN APPLICATION NOTE --- AN011 SXT-289 Balanced Amplifier Configuration

Low Cost Mixer for the 10.7 to 12.8 GHz Direct Broadcast Satellite Market

Parameter Symbol Units MIN MAX. RF Input power (CW) Pin dbm +10

MMA GHz, 0.1W Gain Block Data Sheet

Single Conversion LF Upconverter Andy Talbot G4JNT Jan 2009

CUSTOM INTEGRATED ASSEMBLIES

Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI UNIT III TUNED AMPLIFIERS PART A (2 Marks)

Hot S 22 and Hot K-factor Measurements

AMMC GHz Output x2 Active Frequency Multiplier

Design Of A Power Amplifier Based On Si-LDMOS For WiMAX At 3.5GHz

71 GHz to 76 GHz, 1 W E-Band Power Amplifier with Power Detector ADMV7710

A n I/Q modulator is frequently used in

The following part numbers from this appnote are not recommended for new design. Please call sales

Keysight Technologies PNA-X Series Microwave Network Analyzers

LF to 4 GHz High Linearity Y-Mixer ADL5350

Receiver Architecture

RF Interference Cancellation - a Key Technology to support an Integrated Communications Environment

Quiescent Current Thermal Tracking Circuit in the RF Integrated Circuit Family

Measuring Non-linear Amplifiers

5.8 GHz Single-Balanced Hybrid Mixer

MMICs based on pseudomorphic

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

AH102. Product Description. Functional Diagram. Product Features. Typical Parameters. Specifications. Absolute Maximum Ratings. Ordering Information

A Testbench for Analysis of Bias Network Effects in an RF Power Amplifier with DPD. Marius Ubostad and Morten Olavsbråten

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

71 GHz to 76 GHz, 1 W E-Band Power Amplifier with Power Detector ADMV7710

THE LINEARIZATION TECHNIQUE FOR MULTICHANNEL WIRELESS SYSTEMS WITH THE INJECTION OF THE SECOND HARMONICS

California Eastern Laboratories

Data Sheet AMMC GHz Output 2 Active Frequency Multiplier. Description. Features. Applications

ENGINEERING COMMITTEE Interface Practices Subcommittee AMERICAN NATIONAL STANDARD ANSI/SCTE Measurement Procedure for Noise Power Ratio

6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication

CHA5294 RoHS COMPLIANT

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

Parameter Symbol Units MIN MAX. RF Input power (CW) Pin dbm +37

High Dynamic Range Receiver Parameters

PVD5870R. IQ Demodulator/ Modulator IQ Demodulator/ Modulator

250 MHz CMOS Rail-to-Rail IO OpAmp: Structural Design Approach. Texas Instruments Inc.- Tucson (former Burr-Brown Inc.)

Design and simulation of Parallel circuit class E Power amplifier

MMA GHz, 0.1W Gain Block

SHF Communication Technologies AG

CHAPTER - 6 PIN DIODE CONTROL CIRCUITS FOR WIRELESS COMMUNICATIONS SYSTEMS

HF Receivers, Part 2

Parameter Symbol Units MIN MAX. RF Input power (CW) Pin dbm +20

Parameter Symbol Units MIN MAX. RF Input power (CW) Pin dbm +10

HMC5805ALS6 AMPLIFIERS - LINEAR & POWER - SMT. Typical Applications. Features. Functional Diagram

MAKING TRANSIENT ANTENNA MEASUREMENTS

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

3 Circuit Theory. 3.2 Balanced Gain Stage (BGS) Input to the amplifier is balanced. The shield is isolated

Advanced Operational Amplifiers

Low Noise Amplifier Design Methodology Summary By Ambarish Roy, Skyworks Solutions, Inc.

Keysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers

Gain Slope issues in Microwave modules?

RF Power Amplifier Design

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

81 GHz to 86 GHz, E-Band Power Amplifier With Power Detector HMC8142

A linearized amplifier using self-mixing feedback technique

SGA7489Z DC to 3000MHz SILICON GERMANIUM HBT CASCADABLE GAIN BLOCK

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Testing Power Sources for Stability

Transcription:

Title: New High Efficiency Intermodulation Cancellation Technique for Single Stage Amplifiers. By: Ray Gutierrez Micronda LLC email: ray@micronda.com February 12, 2008. Introduction: This article provides a new circuit configuration that uses the basic concept of the RFAL (Reflect Forward Adaptive Linearizer) distortion cancellation technique. Previous published configurations using the RFAL uses two main amplifiers. The new technique requires a single stage main amplifier and low level MMIC amplifiers in the Intermodulation Cancellation Loop. The basic RFAL technique uses the behavior of a transistor when driven into its nonlinear operating region. At the high drive levels the input reflects not only the fundamental components of the input signal but also the non-linear distortion components that appear at the output of the transistor. The level of the distortion products at the input are sufficiently proportional to the output such that it can be used and processed as a correction or error signal to cancel the output distortion of the main transistor amplifier. The technique provides excellent cancellation of the IM3 products and significant cancellation of the IM5 products. Description of the main circuit blocks of the Single Stage RFAL (SS-RFAL). The basic block diagram of the SS-RFAL is shown on Figure 1. Signal Sampler. A 10 db directional coupler samples the forward and reflected signal at the input of single stage Main Amplifier. The reflected signal contains the fundamental input components and when operating at high signal levels it also contains the distortion components that appear at the output. (Output fundamental composite average levels of 2 to10 db back-off from 1 db Pout compression) Ideally the error signal that cancels all the distortion at the output of the main amplifier should contain only the distortion products (no fundamental signal components). If the matching network from the main amplifier has a very low input VSWR then the fundamental signal components will be very low, however, the reflected distortion energy is not affected appreciably by the input reactive matching network. Normally well matched amplifiers have input VSWR less or equal to 1.5:1. However, even these low levels of fundamental input signals are not acceptable for the final error cancellation. This problem is addressed with a unique circuit named the Input Signal Cancellation Network. Input Signal Cancellation Network A dedicated circuit network is used to significantly cancel the fundamental components from the reflected signal. The input signal cancellation network uses the sampled input 1

signal at the forward port of the input coupler. The input signals go into the network and are sent back through the coupled line to the reflected port of the coupler at just the proper amplitude and phase to cancel the fundamental signals that are reflected from the input of the main amplifier and ideally leaving only the distortion products. The input signal cancellation network consists of a fixed delay line connected to the forward port, followed by an I/Q vector modulator and an RF short at its output to reflect a portion of the input signal all the way back to the reflected port of the coupler to cause significant input signal cancellation over the operating frequency band. It is desirable to have sufficient broadband input signal cancellation so that when the error signal is combined with the main output signal the final output level does not change more than ±0.5 db with IM Cancellation Loop from On to Off condition. A simpler input signal cancellation network can be made using a fixed delay line with a fixed attenuator and a short. IM Loop Cancellation Network. The composite error signal created at the coupler reflect-port is amplified by linear amplifiers to overcome the circuit losses such as coupling values, variable attenuator, and circuit losses. The error signal is then boosted to the correct level to cancel the main amplifier distortion at the output of the SS-RFAL. A variable attenuator and a phase shifter are used to adjust the precise level and phase of the error signal. The linear amplifiers must have good flatness and flat phase over the operating frequency band. To provide a high level of efficiency the amplifiers should be selected to have just the necessary level of IP3 capability to be linear up to the highest level of error correction desired and includes any residual fundamental components. The correctly sized booster amplifiers will reduce the DC power dissipation to the minimum and increase the overall efficiency of the SS-RFAL. It is recommended to use MMIC amplifiers to reduce the phase shift, size and cost of the SS-RFAL. A good temperature compensation network will be required for operating the SS-RFAL over a wide temperature range It is also very important to have sufficient isolation between the Main Amplifier and the IM Loop Cancellation Network to prevent stability problems. The use of high isolation amplifiers is desirable, otherwise isolators should be used. Main Amplifier. The SS-RFAL technique can be used with FET and LDMOS transistors, class A and AB. The amplifier should have a low input VSWR and must be very stable. Excellent phase linearity and good output to input isolation is important. Negative feedback can be used as long as loop isolation is not appreciably degraded. The amplifier can be a low noise or power amplifier type. Main Delay Line. The output signal and the error cancellation signals must have the same time of arrival with opposite phase to cancel the intermodulation distortion. The IM Loop Cancellation Network will normally have a longer delay than the Main Amplifier. A 50 ohm line with the proper electrical length is added to the output of the Main Amplifier to provide the 2

correct signal phase at the loop s summing point. It is possible to operate with various full wavelengths of mismatch but this will reduce the operating bandwidth of the SS- RFAL. Summing Coupler. The output signal of the main amplifier/delay line feeds a 10 db directional coupler. The forward port is terminated in 50 ohms and the reflect port connects to the IM Loop Cancellation Network s output to provide a summing function. At the output of the coupler the signal should provide a high level of IM cancellation. (10 db to 25 db of cancellation of the IM3 products and 5 to 17 db of the IM5 products) Prototype Performance. The prototype SS-RFAL was designed to operate over the 855 to 905 MHz frequency band. The 800 to 960 MHz frequency band was selected only because of equipment and materials availability. The basic design when scaled properly should work at any other frequencies See circuit in Figure 2. The main amplifier uses an old Avantek/Agilent GaAs FET type ATF-25735 with a typical in-circuit Gain of 10 db, 1dB CP of +19 dbm and IP3 of +28.5dBm at the +5volt 50 ma DC bias point. Review of the Input Distortion Characteristic of the ATF-25735 GaAs FET transistor used for the Main Amplifier. When a transistor is driven into is non-linear region (2 to 10dB back-off from the 1dB compression point) significant intermodulation products are generated. The intermod products that appear at the gate are roughly 20 db lower than the output. (This value is transistor and bias dependent) The selection of the DC operating point is important to achieve the best IM3 and IM5 cancellation over a 10 db input and frequency band operating range. The main transistor amplifier was evaluated at various gate voltages and plotted over the 10 to 16 dbm average output power range. The Input and Output IM3 and IM5 distortion product characteristics versus Pout and Vgs were plotted in Figures 3a and 3b. The IM Loop cancellation has a fixed gain level and phase to provide the best IM3 cancellation. The input reflected IM3 is amplified and phased in the IM Cancellation Loop to cancel the Output IM3 products. The gain needed to cancel the IM5 products is about 4 db lower than the gain needed to cancel the IM3 at the +13 dbm Pout level. The gain setting used provides only a 6 db improvement in IM5 cancellation as compared to 27 db improvement for the IM3 products at 880 MHz (See Figures 6 and 7). The IM5 cancellation improves as the power level increases to the +16 dbm level. Since the IM5 distortion levels are much lower than the IM3 it is more important to cancel the IM3 than the IM5 to maintain the distortion at a level low enough to meet the acceptable distortion limits of the final system. Note: Vd=5v is kept fixed by the DC regulator. Vgs was set with RF off condition and changes slightly with RF drive-on conditions. 3

Prototype Description The prototype circuit uses isolators at both the output of the main amplifier and also at the output of the IM Loop amplifier to prevent interaction of the two circuits while performing the circuit alignment. When the isolators were removed there was some reduction of the operational bandwidth although the circuit appeared to be stable in the 855 to 915 MHz band. The IM Cancellation Loop Amplifiers were selected to have a high enough IP3 to never become non-linear so as not to interfere with the out-of-band frequency tests. This is not necessary or desirable in the final circuit design to improve the overall circuit power efficiency. The maximum composite output average error signal required to be handled within the 855 to 905 MHz is around 6 dbm for SS-RFAL linearized output of +15 dbm. This makes necessary for the final MMIC of the IM correction Loop to have a 1dB compression of about +16 dbm. If the operating bandwidth is slightly narrower this level can be dropped to a 1dB compression of +13 dbm. Figure 4. A set of figures 4a and 4b shows the gain versus frequency and input return loss for IM Loop Gain Off and On conditions, and also the fundamental levels that feed through in the IM Cancellation Loop on figure 4c. Maximum input signal rejection occurs between 850 to 910 MHz (Figure 4c). Below and above the 850 to 910 MHz frequency band the IM Loop input signal cancellation network fails to provide the proper out-of-band cancellation causing the fundamental signal levels to increase and add to the final output signal of the SS-RFAL. (Shown by the up-shape of the gain curve in Fig. 4b) This is not a problem for the prototype unit, except that in a properly efficiently designed SS-RFAL amplifier the high level signals can overload the IM Loop amplifiers causing new intermod products to be feed into SS-RFAL output. Use of a band-pass filter at the input of the SS-RFAL can normally prevent out-of-band input signals from overloading the IM Loop. Figure 5a shows a picture of the spectrum analyzer screen and the IM Cancellation Loop On at a composite Pout average +13 dbm, Figure 5b shows a picture with the IM Loop Off. Comparison of Figures 5a and 5b shows an average IM3 improvement of 20 db. Figure 5c shows the Output of the IM Cancellation Loop before the 10 db summing coupler port. (The suppression of the input fundamental products can be clearly seen in this figure.) The intermod levels at the summing port of the coupler must be approximately 10 db higher than the main amplifier output to overcome the coupler coupling levels and produce distortion product cancellation at the final output port of the SS-RFAL. Figure 6 shows a plot of the delta IM3 improvement over frequency and output power when the IM Cancellation Loop amplifiers are turned on or off. The cancellation improvement increases up to the +14 dbm average Pout level for all 3 frequencies. Significant IM3 cancellation was possible to within a few db of the 1 db compression point of the transistor used in the main amplifier. 4

Figure 7 shows a plot of the delta IM5 improvement over frequency and output power. IM5 cancellation seems to be much difficult to achieve than IM3 cancellation. It requires very precise alignment of the delay and loop gain and the transistor bias level. At lower drive levels the improvement is zero or negative but since the IM are so low at these output levels it may have no effect on the overall linearity performance. The set of Figures 8a and Figure 8c consist of nine tones (860, 865, 870, 875, 885, 890, 895, 900 MHz) with 5 Mhz separation. All the channels are peaked phase for worse case loading and with the 880 MHz center tone missing to allow measurement of the worse case IM product generated. Very clean input signals were generated from a RDL/Aeroflex MTG-2000 Multitone generator. The Pout composite average at the output of the SS-RFAL was measured at +6 dbm. Figure 8a is with the IM Cancellation Loop Off, Figure 8b is with the IM Cancellation Loop On, and Figure 8c is the error signal at the IM Cancellation Loop output. There is an 18 db IM improvement at the 880 MHz empty channel and a significant clean-up of the IM products in and out-of band. Figure 8d shows the reflected input signal at the input of the SS-RFAL. (10 db needs to be subtracted from the levels shown in the figure to set the reference levels to absolute value in dbm). Further Circuit Improvements: A SPST 50 ohm terminated switch can be added is series with the IM Cancellation Loop s input and output to switch off the loop gain when the output power of the Main Amplifier is low. This will maintain the Noise Figure of the Main Amplifier undisturbed. Also the overall efficiency of the SS-RFAL can be improved if the Loop amplifiers can be shut-down or operated at reduced currents at low input levels. (This depends on the reaction time expected from the input signals and amplifier recovery time.) The forward port of the summing coupler at the output could be used to detect the power level and drive the SPST switches and IM loop amplifiers bias levels. A Band-Pass filter should be added to the input of the SS-RFAL to narrow the operating bandwidth thereby limiting high level signals from overloading the IM Cancellation Loop amplifiers. This filter could be placed in the IM Cancellation Loop to minimize the input losses as long as the phase and amplitude flatness is well behaved. Also the additional phase shift of the filter within the IM Loop will require additional Main Amplifier Delay line length to compensate and match the overall loop phase. References: US Patent 6,573,793. Reflect Forward Adaptive Linearizer June 3, 2003, The RFAL Technique for Cancellation of Distortion in Power Amplifiers. High Frequency Electronics, June 2004. High Frequency Linearized LDMOS Amplifiers Utilize the RFAL Architecture. High Frequency Electronic, February 2006. Criss-Cross RFAL Cancels the IMD Distortion in Amplifiers. December 2007 RFCafe website. Posted on the Engineering & Science Technical Articles section. See link and pdf file at: www.rfcafe.com/references/articles/articles.htm 5

Figure 1 Simplified Block Diagram of SS-RFAL Figure 2 Prototype Block Diagram 6

Input and Output IM3 Vs Pout and Vgs dbm -10-15 -20-25 -30-35 -40-45 -50-55 -60-65 9 10 11 12 13 14 15 16 17 Pout composite (dbm) IM3 out (-1) IM3in (-1) IM3out(-1.1) IM3in(-1.1) IM3out(-1.2) IM3in(-1.2) IM3out(-1.3) IM3in(-1.3) Figure 3a Transistor IM3 Intermods versus Pout and Vgs Input and Output IM5 versus Pout and Vgs dbm -10-15 -20-25 -30-35 -40-45 -50-55 -60-65 9 10 11 12 13 14 15 16 17 Pout composite (dbm) IM5 out(-1) IM5in (-1) IM5out(-1.1) IM5in(-1.1) IM5out(-1.2) IM5in(-1.2) IM5out(-1.3) IM5in(-1.3) Figure 3b Transistor IM5 Intermods versus Pout and Vgs 7

Figure 4a Gain and Input Return Loss (IM Cancellation Loop Off) Markers at 800, 850, 880 flag, 910 and 960 MHz Figure 4b Gain and Input Return Loss (IM Cancellation Loop On) Markers at 800, 850, 880 flag, 910 and 960 MHz. 8

Figure 4c IM Cancellation Loop Output into Summing Coupler SS-RFAL at +4 dbm. Markers at 800, 850, 880 flag 910, 960 Mhz. Figure 5a Output at Pout average +13 dbm (IM Cancellation Loop On) 9

Figure 5b Output at Pout average +13 dbm (IM Cancellation Loop Off) Figure 5c IM Cancellation Loop Output into Summing Coupler SS-RFAL at Pout of +13 dbm ave. 10

IM3 Delta Improvement Cancellation Loop (On/ Off) db 32 30 28 26 24 22 20 18 16 14 12 855 Mhz 880 Mhz 905 Mhz 10 Figure 6 9 10 11 12 13 14 15 16 17 Pout ave IM3 Improvement (IM Cancellation Loop On/Off) (Vgs= -1.25 volt) IM5 Delta Improvement Cancellation Loop On/Off 16 14 12 db 10 8 6 855 Mhz 880 Mhz 905 Mhz 4 2 0 10 11 12 13 14 15 16 17 Pout Ave (dbm) Figure 7 IM5 Improvement (IM Cancellation Loop On/Off) (Vgs= -1.25 v) 11

Figure 8a Output (IM Cancellation Loop Off) (8 Tones Peaked Phase, Spectrum Analyzer at Peak Hold Pout +6 dbm average composite) Figure 8b Output (IM Cancellation Loop On), (8 Tones Peaked Phase Output at Peak Hold, Pout 6dBm) 12

Figure 8c IM Cancellation Loop Output into Summing Coupler (8 Tones Peaked Phase, Output at Peak Hold, Pout 6dBm) Figure 8d Reflected Input Signal (Subtract 10 db from Levels). (8 Tones Peaked Phase, Spectrum ANA Output at Peak Hold, Pout +6dBm average composite) 13