Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

Similar documents
CAUI-4 Chip Chip Spec Discussion

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

Generating Jitter for Fibre Channel Compliance Testing

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

Why new method? (stressed eye calibration)

SAS-2 6Gbps PHY Specification

MODEL AND MODEL PULSE/PATTERN GENERATORS

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

IEEE CX4 Quantitative Analysis of Return-Loss

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

FIBRE CHANNEL CONSORTIUM

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Jitter in Digital Communication Systems, Part 1

Chip-to-module far-end TX eye measurement proposal

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

PROLABS XENPAK-10GB-SR-C

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

ECEN720: High-Speed Links Circuits and Systems Spring 2017

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan

AWG-GS bit 2.5GS/s Arbitrary Waveform Generator

OIF CEI 6G LR OVERVIEW

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction

SV2C 28 Gbps, 8 Lane SerDes Tester

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

10 GIGABIT ETHERNET CONSORTIUM

Toward SSC Modulation Specs and Link Budget

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

SAS-2 6Gbps PHY Specification

BERT bathtub, TDP and stressed eye generator

Gigabit Transmit Distortion Testing at UNH

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet

x-mgc Part Number: FCU-022M101

EBERT 2904 Pulse Pattern Generator and Error Detector Datasheet

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

Application Note 5044

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

DWDM XENPAK Transceivers, 32 wavelengths, SC Connectors, 80km over Single Mode Fiber

04-370r2 SAS-1.1 Merge IT and IR with XT and XR 9 December 2004

X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber.

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Latest Physical Layer test Methodologies in SATASAS 6G

DWDM XENPAK Transceiver, 32 wavelengths, SC Connectors, 80km over Single Mode Fiber

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Related Documents sas1r05 - Serial Attached SCSI 1.1 revision r1 - SAS-1.1 Merge IT and IR with XT and XR (Rob Elliott, Hewlett Packard)

ECEN620: Network Theory Broadband Circuit Design Fall 2012

32Gbaud PAM4 True BER Measurement Solution

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

BTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

08-027r2 Toward SSC Modulation Specs and Link Budget

PI2EQX3232A. 3.2Gbps, 2-Port, SATA/SAS, Serial Re-Driver. Features. Description. Block Diagram. Pin Description

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

04-370r0 SAS-1.1 Merge IT and IR with XT and XR 6 November 2004

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

T Q S Q 1 4 H 9 J 8 2

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

QSFP SFP-QSFP-40G-LR4

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

Datasheet SHF D Synthesized Clock Generator

Dual-Rate Fibre Channel Repeaters

32Gbaud PAM4 True BER Measurement Solution

High Speed Digital Design & Verification Seminar. Measurement fundamentals

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

Real Time Jitter Analysis

SHF Communication Technologies AG

PROLABS GLC-SX-MM-C 1.25GBd SFP (Small Form Pluggable) Short Wavelength (850nm) Transceiver

T Q S Q 7 4 H 9 J C A

MP1800A Series Signal Quality Analyzer

IEEE Std 802.3ap (Amendment to IEEE Std )

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

PROLABS GLC-LH-SM-C 1.25GBd SFP (Small Form Pluggable) Long Wavelength (1310nm) Transceiver

Fibre Channel Consortium

Fibre Channel Consortium

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

QSFP28. Parameter Symbol Min Max Units Notes Storage Temperature TS degc

10GBASE-S Technical Feasibility

SHF Communication Technologies AG

Programmable Pulse/Pattern Generator PSPL1P601 and PSPL1P602 Datasheet

QSFP-40G-LR4-S-LEG. 40Gbase QSFP+ Transceiver

Features. Compliance. Applications. Warranty: GigaTech Branded Cables- Lifetime Warranty. SFP-10G-AOCxM-GT 10GBASE-AOC SFP+ Cable Cisco Compatible- xm

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

10GBASE-T Transmitter Key Specifications

PHY PMA electrical specs baseline proposal for 803.an

Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests

SHF Communication Technologies AG

ProLabs LX-SFP-1G-C 1.25GBd SFP (Small Form Pluggable) Long Wavelength (1310nm) Transceiver

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT

Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI

Introduction to Jitter Techniques for High Speed Serial Technologies

Transcription:

;$8,7;5;-LWWHU 6SHFLILFDWLRQV Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

7;*HQHUDO6SHFLILFDWLRQV AC Coupled, point-to-point, 100 Ohms Differential 1UI = 320ps +/- 100ppm Output voltage limits 1600mV differential amplitude -0.4V absolute minimum +2.3V absolute maximum Minimum Returnloss 10dB differential w.r.t. 100 Ohms 6dB common mode w.r.t. 25 Ohms Between 100MHz and 2.5GHz 20%-80% rise and fall time: between 60ps and 130ps

7;-LWWHU6SHFLILFDWLRQV Near-end maximum jitter 0.35 UI Total jitter 0.17 UI Deterministic jitter Far-end maximum jitter 0.55 UI Total jitter 0.37 UI Deterministic jitter TX Output Jitter Symbol peak-to-peak jitter rms jitter* UI ps mui ps Near-end Total Jitter TJ 0.35 112 Near-end Deterministic Jitter DJ 0.17 54.4 Near-end Random Jitter (maximum) RJ 0.35 112 25.2 8 Far-end Total Jitter TJ 0.55 176 Far-end Deterministic Jitter DJ 0.37 118.4 Far-end Random Jitter (maximum) RJ 0.55 176 39.6 12.57 *rms jitter is calculated based on BER=10e-12: rms = (peak-peak)/14

7;(\H1HDUHQG$EVROXWH Differential Amplitude (mv) 800 400 0-400 Near-end Eye 800-1600mVppd 0.35UI jitter Max of 130ps rise time -800 0 56 124.8 195.2 264 320 Time (ps)

7;(\H1HDUHQG1RUPDOL]HG Normalized Differential Amplitude 1 0.5 0-0.5-1 Notes: Full scale amplitude refers to 800mV 1UI = 320ps 0 0.175 0.39 0.61 0.825 1 Time (UI)

5;*HQHUDO6SHFLILFDWLRQV AC Coupled, point-to-point, 100 Ohms Differential 1UI = 320ps +/- 100ppm Input voltage limits 2500mV differential amplitude (will be changed!) Minimum Returnloss 10dB differential w.r.t. 100 Ohms 6dB common mode w.r.t. 25 Ohms Between 100MHz and 2.5GHz Differential Skew Budget Driver: 15ps 0.046UI Interconnect / Other: 60ps 0.188UI Total: 75ps 0.234UI

5;-LWWHU6SHFLILFDWLRQV Maximum Jitter 0.65UI Total Jitter 0.37UI Deterministic Jitter 0.55UI Deterministic + Random Jitter Random Jitter has single pole high-pass characteristic. f c =20MHz Template for Sinusoidal Jitter: 8.5UI 0.1UI Sinusoidal Jitter Template 22.1kHz 1.875MHz 20MHz RX Jitter Tolerance Symbol peak-to-peak jitter rms jitter* UI ps mui ps Total Jitter TJ 0.65 208 Deterministic Jitter DJ 0.37 118.4 Deterministic + Random Jitter DJ + RJ 0.55 176 Random Jitter (maximum) RJ 0.55 176 39.6 12.57 Sinusoidal Jitter < 22.1kHz SJ 8.5 2720 Sinusoidal Jitter @ 22.1kHz SJ 8.5 2720 Sinusoidal Jitter @ 1.875MHz SJ 0.1 32 Sinusoidal Jitter @ 20MHz SJ 0.1 32 Sinusoidal Jitter > 20MHz SJ 0 0 *rms jitter is calculated based on BER=10e-12: rms = (peak-peak)/14

7;(\H)DUHQG$EVROXWH Differential Amplitude (mv) 800 100 0-100 -800 Notes: 200mV to 1600mV peak-to-peak differential 0.55UI jitter Changed compared to IEEE Draft 3.0! 0 88 128 192 232 320 Time (ps)

7;(\H)DUHQG1RUPDOL]HG Normalized Differential Amplitude 1 0.125 0-0.125-1 Notes: Full scale amplitude refers to 800mV 1UI = 320ps Changed compared to IEEE Draft 3.0! 0 0.275 0.4 0.6 0.725 320 Time (UI)

&RPPHQWVRQ6SHFLILFDWLRQ Transmitter specification depends on media Jitter Tolerance specification not suitable for compliance testing Maximum TJ is specified as a sum of a DJ and a RJ component The maximum DJ is specified, but the maximum RJ only implicitly This specification results in an infinite amount of test points A possible reduced set for compliance testing 0.55UI of RJ only + SJ template 0.37UI of DJ + 0.18UI of RJ + SJ template But Testability with RJ is a problem

7\SLFDO-LWWHU7ROHUDQFH6HW8S LF Generator (1) BER ANALYZER FM/PM Synthesizer/Sweeper Clock (2) Recovered Data Data (3) (5) (6) Recovered Clock Timebase (4) MEDIA (optional) DUT Data Jitter LF Generator creates SJ Media creates DJ How to introduce RJ? Add noise at synthesizer (1) Add noise at BERT clock (2) Add noise before media (3) Add noise after media (4) Variable delay line (5) Cascaded limiting amps with additive noise (6)

3UREOHPVZLWK5-WHVWLQJ (1) Adding noise at synthesizer Ideal solution: Phase modulate clock with Gaussian noise Problem: No wideband PM sysnthesizers available. (Noise is 20MHz 2GHz) (2) Adding noise to clock Additive noise creates jitter at zero-crossings Problem: Additive noise can cause unintended zero-crossings / clock edges Additive noise Invalid Clock edge Random Jitter

3UREOHPVZLWK5-WHVWLQJ (3)-(4) Additive noise at signal Additive noise closes vertical eye too! Similar to (2) There is a finite probability that the noise causes an error at center of the eye Additive noise Random Jitter BER because of eye closure (not jitter)

3UREOHPVZLWK5-WHVWLQJ (3)-(4) Additive noise at signal Use ideal triangular wave (optimal) The relation between noise and jitter is: V t = 1UI/A * V n For 40mUI rms jitter, you need 0.04*A rms noise. The probability of an error due to jitter or due to eye closure is the same! For sinewave / pulse signals the probability due to eye closure increases drastically. Because the slope increases and more additive noise is needed for the same jitter, or because the peak signal amplitude decreases. 1UI Additive noise - V n A Random Jitter - V t

3UREOHPVZLWK5-WHVWLQJ (5) Variable delay line Voltage or current controlled delay line. Need extremely wide band control (20MHz-2GHz) Problem: most variable delay lines have a DC or LF control only. (6) Cascaded limiting amplifiers with additive noise Jitter is added by additive noise Limiting amplifier removes noise at the center of the eye, but leaves jitter untouched. Cascading to add limited amount of jitter at each stage such that the vertical eye opening is not affected. Problem: availability? Other solutions?

-LWWHU'HFRPSRVLWLRQ BER as a result of jitter is determined by: Transmitter: ISI and Periodic Jitter: DJ TX,pp Random Jitter: RJ TX,rms Media: ISI: DJ MED,pp Cross-talk and Noise: RJ SNR,rms Receiver: ISI and Periodic Jitter: DJ RX,pp Random Jitter: RJ RX,rms Margin for low frequency drift, wander, etc. Sinusoidal jitter: SJ pp

-LWWHU'HFRPSRVLWLRQ Total Far-end Jitter: TJ FE TJ FE = DJ FE,pp + M*(RJ TX,rms + rms RJ SNR,rms ) With RJ SNR,rms = D*SNR MED And DJ FE,pp = DJ TX,pp + DJ MED,pp Receiver Jitter: TJ RX TJ RX = DJ RX,pp + M*(RJ RX,rms ) Total Jitter: TJ TJ = TJ FE + TJ RX + SJ pp Notes: M is the peak-to-peak to rms ratio for a certain BER: for BER=10-12 Ÿ M=14.262 D is the gain from additive noise to jitter at the signal transitions SNR MED is the signal to noise ratio of the media (vertical eye opening). For BER=10-12 Ÿ SNR MED =2/14.262 (or 17.06dB)

Notes: -LWWHU'HFRPSRVLWLRQ D depends on the slope at the signal transitions But the slope at the signal transitions depends on where the noise is added in the media and the ISI of the media Assume that the noise is added at the transmitter side: D = 130ps/((0.8-0.2)*2*A) = 108.3ps/A = 0.3385UI/A 130ps is the maximum 20%-80% peak-to-peak rise/fall time A is the signal amplitude (not peak-to-peak) For the SNR MED assume 28dB Now, RJ MED,rms =0.3385UI * 0.04 = 13.48mUI

-LWWHU'HFRPSRVLWLRQ Total Jitter: TJ = TJ FE + TJ RX + SJ TJ = DJ FE,pp + DJ RX,pp + M*(RJ TX,rms + rms RJ SNR,rms + rms RJ RX,rms ) + SJ pp Assumption: The TX and RX clocks are generated by the same (type of) source, then RJ TX,rms = RJ RX,rms = RJS SYS,rms TJ = DJ FE,pp + DJ RX,pp + M*( 2*RJ SYS,rms + rms RJ SNR,rms ) + SJ pp Assumptions: DJ FE,pp = 0.37UI DJ RX,pp = 0.1UI SJ pp = 0.1UI RJ SNR,rms = 0.01348UI TJ = 0.37 + 0.1 + M* ( 2*RJ SYS,rms + rms 0.01348) + 0.1 UI

-LWWHU'HFRPSRVLWLRQ For a BER=10-12 : M=14 (approx.) TJ < 1UI TJ = 0.37 + 0.1 + 14* ( 2*RJ SYS,rms + rms 0.01348) + 0.1 UI < 1 UI Then RJ SYS,rms < 19.58mUI = 6.2ps Note that this is a BER based on jitter only. Errors because of vertical closure (DJ + Noise) are not included.

&RQFOXVLRQV RJ should be limited to 0.275UI pk-pk (0.275UI pk-pk = 14 * 0.0195UI rms, 0.0195UI rms = 6.24ps rms) Additive noise cannot be used directly to introduce random jitter on clock or data for jitter tolerance measurements. Current Jitter Tolerance specification is not suitable for compliance testing: infinite amount of combinations of RJ and TJ Need method to introduce RJ to signal for jitter tolerance measurement or a specific compliance measurement specification without RJ