Potential Induced degradation

Similar documents
Understanding Potential Induced Degradation for LG NeON Model

PID: an invisible danger for solar systems and how to prevent it

SOLON Corporation Potential Induced Degradation

By: Wael Fareed-Batch 5

Potential Induced Degradation (PID) Study of. Fresh and Accelerated Stress Tested Photovoltaic Modules. Sandhya Goranti

Tools for field testing

What is the highest efficiency Solar Cell?

Elimination of Potential-Induced Degradation for Crystalline Silicon Solar Cells. Jaewon Oh

Potential Induced Degradation (PID) of Pre-Stressed Photovoltaic Modules: Effect of Glass Surface Conductivity Disruption. Sai Ravi Vasista Tatapudi

ESD Ground Testing of Triple-Junction Space Solar Cells with Monolithic Diodes *

HipoCIGS: enamelled steel as substrate for thin film solar cells

PID Insulation Tester

10/14/2009. Semiconductor basics pn junction Solar cell operation Design of silicon solar cell

Key Questions ECE 340 Lecture 28 : Photodiodes

Growatt 2000TL. Input Data Max. DC power Max. DC voltage. PV voltage range MPPT. Full load MPP-Voltage range

Chapter 4. Impact of Dust on Solar PV Module: Experimental Analysis

maxim izethe moment PV module characterization pco.4000 PVI4-19_1 Safety For Solar Cell Module Inspections in America:

Effect of Photoconductive Properties of SiNx Passivation Film on Anti-potential Induced Degradation Performance of Photovoltaic Cells and Modules

TUV Rheinland (India) Pvt. Ltd. Product Safety &Quality. Test Report. Salt Mist corrosion Testing of Photovoltaic modules acc IEC

Characterization using laser-based technique for failure Si PV module

BETTER DESIGN BETTER MATERIALS BETTER PROCESSES BETTER MODULES

14.2 Photodiodes 411

Photops. Photodiode-Amplifier Hybrids

Silicon sensors for radiant signals. D.Sc. Mikko A. Juntunen

TUV Rheinland (India) Pvt. Ltd. Product Safety &Quality. Test Report. Salt Mist corrosion Testing of Photovoltaic modules acc IEC

In this lab you will build a photovoltaic controller that controls a single panel and optimizes its operating point driving a resistive load.

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

27th European Photovoltaic Solar Energy Conference and Exhibition TOWARDS A KINETIC MODEL OF POTENTIAL-INDUCED SHUNTING

Test Report. File No.: SHV01023/16 Test Report No.: Taizhou, Zhejiang , P.R. China

Photovoltaic testing for R&D, DV, and manufacturing

X-FPM(4L)/X-FPM(4L)-AR

Functional Materials. Optoelectronic devices

FPGA based Transformer less grid connected inverter using boost converter for Photo voltaic applications

Semiconductor Physics and Devices

PolarSpeed -M(L)/PolarSpeed -M(L)-AR

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Semiconductor Physics and Devices

INSTALLATION, USE AND MAINTENANCE MANUAL FOR THE STANDARD RANGE OF ISOFOTON PHOTOVOLTAIC MODULES

TUV Rheinland (India) Pvt. Ltd. Product Safety & Quality. Test Report

Your Origin SLIVER system will be supplied with one of the following sets of panels:

Electrical Characterization

Accessing the performance. light processing projector

Non-Volatile Memory Based on Solid Electrolytes

VISUAL STUDIES OF TRANSPARENT PV - ELEMENTS

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Solar Cell Impedance Measurement using the Bode 100

Loughborough University Institutional Repository. This item was submitted to Loughborough University's Institutional Repository by the/an author.

Lecture 2 p-n junction Diode characteristics. By Asst. Prof Dr. Jassim K. Hmood

Welding Transformer: Principle, Requirement and Types

APPENDIX V PRODUCT SHEETS

Laser Speckle Reducer LSR-3000 Series

Next, know your supply voltage. It should be a few volts above the LED forward voltage for reliable, stable LED operation

EC T34 ELECTRONIC DEVICES AND CIRCUITS

StarBright XLT Optical Coatings

Unit 2 Semiconductor Devices. Lecture_2.5 Opto-Electronic Devices

M-DW1. Wafer Mapping Sensor. The safe LED beam reflective type wafer mapping sensor. Safe LEDs adopted. Sensing of nitride-coated wafers possible

Reference: Photovoltaic Systems, p

AEC-Q200 Compliant with AEC-Q200 standard. Miniature and light weight. Suit for reflow and wave flow solder

Application Note Oxygen Sensor

Chapter 16 Light Waves and Color

Semiconductor Devices

CHAPTER 9 CURRENT VOLTAGE CHARACTERISTICS

Test Report. File No.: SHV04007/15-02 Test Report No.: , P.R. China

Photovoltaic Solar Plant As A Statcom During Dark Periods In A Distribution Network

Parallel or Standalone Operation of Photovoltaic Cell with MPPT to DC Load

knowledge generating NOVEL PULSED-DC TECHNOLOGY DUAL USAGE POWER SUPPLY Background The challenge: effective application of plasma power supply

EE 105. Diode Circuits. Prof. Ali M. Niknejad and Prof. Rikky Muller. March 2, U.C. Berkeley Copyright 2017 by Ali M.

Power Semiconductor Devices

Application Note Model 765 Pulse Generator for Semiconductor Applications

Optional Features. Linear Performance Warranty 10 Years product warranty 25 Years linear performance warranty

Downloaded from MILITARY STANDARD CAPACITORS, SELECTION AND USE OF

CHAPTER 1 DIODE CIRCUITS. Semiconductor act differently to DC and AC currents

FPM(L)-NIR(1100) Content PRODUCT SPECIFICATION

Unit III FET and its Applications. 2 Marks Questions and Answers

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

UNIT 3: FIELD EFFECT TRANSISTORS

CHAPTER-2 Photo Voltaic System - An Overview

Organic Photoconductors for Printers

10/27/2009 Reading: Chapter 10 of Hambley Basic Device Physics Handout (optional)

Types of Glass by Composition

An Introduction to CCDs. The basic principles of CCD Imaging is explained.

Designing an MR compatible Time of Flight PET Detector Floris Jansen, PhD, Chief Engineer GE Healthcare

Objective Type Questions 1. Why pure semiconductors are insulators at 0 o K? 2. What is effect of temperature on barrier voltage? 3.

SOLAR CELL POTENTIAL INDUCED DEGRADATION SENSOR

Measurement Guide. Solarzentrum Stuttgart GmbH Rotebühlstr. 145, Stuttgart

Photovoltaic Based Single Phase Grid Connected Transformer Less Inverter

Accelerating Scale Up of Large Area Electronics

proton beam onto the screen. The design specifications are listed in Table 1.

Solar Cell Parameters and Equivalent Circuit

AEC-Q200 Compliant with AEC-Q200 standard. Miniature and light weight. Suit for reflow and wave flow solder

Introduction to Organic Solar Cell Devices & Electrical Characterization

PV Module Fundamentals

THE DESERT KNOWLEDGE AUSTRALIA SOLAR CENTRE: HIGH VOLTAGE EFFECTS ON INVERTER PERFORMANCE.

Unit Test Strand: The Wave Nature of Light

Limiter Diodes Features Description Chip Dimensions Model DOT Diameter (Typ.) Chip Number St l Style Inches 4 11

Simulation of silicon based thin-film solar cells. Copyright Crosslight Software Inc.

SILICON NANOWIRE HYBRID PHOTOVOLTAICS

Investigation of Photovoltaic Properties of In:ZnO/SiO 2 /p- Si Thin Film Devices

Module Reliability Assessment Using IR and EL Imaging Techniques


Transcription:

Potential Induced degradation By: Waaree Energies Limited Abstract The PID defect is affecting all the manufacturers around the world. This defect is byproducts of the aggressive competition in the solar field among manufacturers, hence the compromise between quality and the cost. Through this paper we discuss the types of PID and the levels in which it is affected. The methods of detecting PID and ways to prevent it are discussed. In the end, methods to recover are also discussed. Introduction The photovoltaic industry has grown exponentially from the year 2000; the solar capacity worldwide crossed 139 gigawatts. The solar plants are increasing in size year on year, the standard set by industry are being exceeded by installers, which in turn are putting huge stress on the system. This increasing voltage levels has given rise to a new type of degradation, which was noticed starting 2005. The cell manufactured nowadays are more efficient, however are also more sensitive to this kind of degradation. The existing recommended PV test IEC 61215 (or any other test world over) does not have the provision to test this type of degradation. The test procedure for PID test (IEC 62804) is still in draft stage, and would help the industry as whole in future for more reliable PV modules. The modules can be made PID free by using various combinations of cell, encapsulate, and glass. Definition PID or Potential Induced Degradation is a problem that occurs on many photovoltaic panels when they are exposed to a negative voltage to ground. In the existing models the PID is due to the high voltages forcing the sodium ions to diffuse from glass through encapsulate and accumulating on the surface of cell. This increases surface recombination, leading to increased local shunting, and also results in drops in the fill factor. Mostly the modules on negative side are more affected. In the PID affected module high potential difference between the cells and frame causes a polarization effect leading to increase in leakage current, from cell surface through encapsulation and the glass, which is discharged to the ground.

Types There are two types PID existing:- Non reversible: - Observed mostly on thin films, due to electrochemical reactions leading to the electro-corrosion of Transparent conducting oxide (TCO). Reversible: - Surface Polarization. Surface Polarization is the accumulation of positive charges on the solar cell, leading to increased leakage currents. The amount of leakage current depends on the grounding configuration of the solar array. The accumulated charge hampers the solar cell generation capability. However the accumulated charges can be controlled and reversed and also prevented by taking necessary precautions at cell, encapsulate and module level. Levels The conditions for the occurrence PID is summed up in these levels:- Environmental factors: - These are dependent on the temperature and humidity, they are accelerating agents, they increase the amount of leakage current. System factors: - They depend on the system voltage, type of biasing, type of grounding used. Module factors: - They can control the leakage current to large extent by increasing electrical resistivity of insulation, by choosing proper materials such as encapsulate, glass type or introducing barrier layer to sodium ions. Cell level: - Major factor influencing the PID resistivity at cell level is the refractive index of the ARC on the cell, homogeneity of ARC and also on the Si to N ratio of ARC (SiNx).

Detection Open circuit voltage: - When a module is affected by PID its open circuit voltage can be lower than the expected one. This is because the reduction of shunt resistance can reduce the open circuit voltage. But this reduction is only noticed when the effect of PID is high. IV curve: - The typical test to know if a module is free of PID is to measure its IV characteristic with an electronic tracer. By the shape of an IV curve, one can easily detect the presence of PID. The Pmax is more flat rather than square shape. Electroluminescence imaging: - The Electroluminescence imaging can be used to easily detect the PID in the module. This is done with a CCD camera, while the module is biased with a current source and without sunlight. A module free of PID has an electroluminescence image with all their cells of the same brightness, while a module affected by PID has some dark cells (due to shunting of cells caused by Na ions). The degradation of modules in the string shows the pattern, with negative side most affected, and positive side affected the least.

Prevention System Level:- Operating plant at less than 500Vdc system voltage. For transformer based inverter: - PID effect can be prevented by grounding the negative string, in consultation with the inverter manufacturer.

Transformer less Inverter: - Transformer less inverter are lighter, cheaper and most efficient. However in absence of galvanic isolation between AC and DC side we cannot do negative DC grounding. However even for such inverters there are technologies available by leading inverter manufacturer, like we can provide recovery solution like PV offset box by SMA, or PID- preventive transformer less inverter inverter by Omron Module Level:- Reduced accumulation on water on module to avoid leakage charges. New technologies in glass can be explored, like Quartz glass, Potassium based glass by AIS. More the resistivity of encapsulate, better the performance against PID. Nowadays alternative to encapsulate, like Poly-olefin, Inomers etc. are introduced by various leading solar research laboratories across the world. Cell Level:- The anti-reflective (AR) coating of the cell is supposed to be in the particular range. There has to be compromise in the ARC layer width, as too much can increase the PID resistivity however reduce the light transitivity and vice-versa.

Recovery Heat Recovery:- The recovery of PID panels by temperature, storing PID panels at around 100 C for 10 hours leads to a recovery close to 100% (depending on module condition). Even though this is a faster process, but recovery procedure at high temperature is stressing the panel and its materials and hence may affects the long term stability. Voltage Bias: - The modules are stressed under positive (+) bias also helps to recover their lost power. PV offset box by SMA: - After sunset, the PV Offset Box raises the entire PV array to a high positive potential (between +400 V and +1,000 V to earth). This helps in reversing the polarization effect which occurred during operation. This can assist in the faster recovery of the PV array affected by PID.

Conclusion PID on module is a reversible process and can be targeted on following level:- Cell level: - The sheet resistivity, Ratio of Si:N in ARC, thickness of each layers in cell, homogeneity of layers needs to be strictly monitored. We must only procure PID free cells Encapsulation level: - The water absorptivity, resistivity are the major factors affecting the Encapsulation. Also alternatives to EVA like Inomers and Polyolefins can be tried based on the experience of the industry. Glass Level: - The glass needs to be monitored for Na content. For the PID resistant modules we need to slowly move towards Quartz glass and phase out the soda lime glass in use at present. System Level: - The PID can be reversed or rather prevented on the customer end by adopting the simple procedures and technology available in market and as explained earlier for both transformer and transformer less inverter. PID effect is dependent on the combination of all factors from the individual component to the customer end to the system.