SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

Similar documents
SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC04, SN74HC04 HEX INVERTERS

SN QUADRUPLE HALF-H DRIVER

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN75150 DUAL LINE DRIVER

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN75374 QUADRUPLE MOSFET DRIVER

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

ORDERING INFORMATION PACKAGE

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

ORDERING INFORMATION PACKAGE

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995


SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

ORDERING INFORMATION PACKAGE


SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54HC590A, SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C DECEMBER 1982 REVISED MAY 1997

LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

Transcription:

SNALS0, SNAS0, SN7ALS0, SN7AS0 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input positive-and gates. They perform the Boolean functions Y = A B or Y = A + B in positive logic. The SNALS0 and SNAS0 are characterized for operation over the full military temperature range of C to 2 C. The SN7ALS0 and SN7AS0 are characterized for operation from 0 C to 70 C. FUTION TABLE (each gate) INPUTS OUTPUT A B Y H H H L X L X L L SNALS0, SNAS0...J PACKAGE SN7ALS0, SN7AS0...D OR N PACKAGE (TOP VIEW) A B Y GND 2 7 2 0 9 V CC B A Y B A Y SNALS0, SNAS0... FK PACKAGE (TOP VIEW) Y B A V CC B 2 20 9 7 7 9 0 2 A Y B GND Y A No internal connection logic symbol logic diagram (positive logic) A 2 B 9 A 0 B 2 A B & Y Y Y A B A B A B 2 9 0 2 Y Y Y This symbol is in accordance with ANSI/IEEE Std 9-9 and IEC Publication 7-2. Pin numbers shown are for the D, J, and N packages. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 99, Texas Instruments Incorporated POST OFFICE BOX 0 DALLAS, TEXAS 72

SNALS0, SNAS0, SN7ALS0, SN7AS0 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Operating free-air temperature range, T A : SNALS0.............................. C to 2 C SN7ALS0.................................. 0 C to 70 C Storage temperature range....................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SNALS0 SN7ALS0 MIN NOM MAX MIN NOM MAX VCC Supply voltage.... V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0. 0. 0.7 IOH High-level output current 0. 0. ma IOL Low-level output current ma TA Operating free-air temperature 2 0 70 C Applies over temperature range C to 70 C Applies over temperature range 70 C to 2 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SNALS0 SN7ALS0 MIN TYP MAX MIN TYP MAX VIK VCC =. V, II = ma.. V VOH VCC =. V to. V, IOH = 0. ma VCC 2 VCC 2 V VCC =V. IOL = ma 0.2 0. 0.2 0. IOL = ma 0. 0. II VCC =. V, VI = 7 V 0. 0. ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0. V 0. 0. ma IO # VCC =. V, VO = 2.2 V 20 2 0 2 ma ICCH VCC =. V, VI =. V. 2.. 2. ma ICCL VCC =. V, VI = 0 2.2 2.2 ma All typical values are at VCC = V, TA = 2 C. # The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. V V 2 POST OFFICE BOX 0 DALLAS, TEXAS 72

SNALS0, SNAS0, SN7ALS0, SN7AS0 switching characteristics (see Figure ) FROM (INPUT) TO (OUTPUT) VCC =. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX SNALS0 SN7ALS0 MIN MAX MIN MAX 2 AorB Y 2 2. 0 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ns absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Operating free-air temperature range, T A : SNAS0............................... C to 2 C SN7AS0................................... 0 C to 70 C Storage temperature range....................................................... C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SNAS0 SN7AS0 MIN NOM MAX MIN NOM MAX VCC Supply voltage.... V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0. 0. V IOH High-level output current 2 2 ma IOL Low-level output current 20 20 ma TA Operating free-air temperature 2 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SNAS0 SN7AS0 MIN TYP MAX MIN TYP MAX VIK VCC =. V, II = ma.2.2 V VOH VCC =. V to. V, IOH = 2 ma VCC 2 VCC 2 V VCC =. V, IOL = 20 ma 0. 0. 0. 0. V II VCC =. V, VI = 7 V 0. 0. ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0. V 0. 0. ma IO VCC =. V, VO = 2.2 V 0 2 0 2 ma ICCH VCC =. V, VI =. V. 9.. 9. ma ICCL VCC =. V, VI = 0.9 2.9 2 ma All typical values are at VCC = V, TA = 2 C. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. POST OFFICE BOX 0 DALLAS, TEXAS 72

SNALS0, SNAS0, SN7ALS0, SN7AS0 switching characteristics (see Figure ) FROM (INPUT) TO (OUTPUT) VCC =. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX SNAS0 SN7AS0 MIN MAX MIN MAX.. AorB Y.. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ns POST OFFICE BOX 0 DALLAS, TEXAS 72

SNALS0, SNAS0, SN7ALS0, SN7AS0 MEASUREMENT INFORMATION SERIES ALS/7ALS AND AS/7AS DEVICES VCC 7 V RL = R = R2 S RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR -STATE OUTPUTS Timing Input High-Level Pulse Data Input tsu th Low-Level Pulse tw TAGE WAVEFORMS SETUP AND HOLD TIMES TAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) Waveform S Closed (see Note B) tpzl tphz tplz tpzh Waveform 2 VOH S Open (see Note B) 0 V TAGE WAVEFORMS ENABLE AND DISABLE TIMES, -STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) VOH VOH TAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of -state outputs, switch S is open. D. All input pulses have the following characteristics: PRR MHz, tr = tf = 2 ns, duty cycle = 0%. E. The outputs are measured one at a time with one transition per measurement. Figure. Load Circuits and Voltage Waveforms POST OFFICE BOX 0 DALLAS, TEXAS 72

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 99, Texas Instruments Incorporated