ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

Similar documents
SN75157 DUAL DIFFERENTIAL LINE RECEIVER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75150 DUAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN75124 TRIPLE LINE RECEIVER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

description logic diagram (positive logic) logic symbol

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

1 to 4 Configurable Clock Buffer for 3D Displays

SN74LV04A-Q1 HEX INVERTER

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

description/ordering information

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

description/ordering information

5-V Dual Differential PECL Buffer-to-TTL Translator

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

3.3 V Dual LVTTL to DIfferential LVPECL Translator

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

CD54HC4015, CD74HC4015

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

Dual Voltage Detector with Adjustable Hysteresis

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

CD74AC251, CD74ACT251

PRECISION VOLTAGE REGULATORS

5-V PECL-to-TTL Translator

description/ordering information

AVAILABLE OPTIONS CERAMIC DIP (J) 6 mv ua747cd ua747cn. 5 mv ua747mj ua747mw ua747mfk

description logic diagram (positive logic) logic symbol

description logic diagram (positive logic) logic symbol

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

description/ordering information

ORDERING INFORMATION PACKAGE

SN55182, SN75182 DUAL DIFFERENTIAL LINE RECEIVERS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

TL7770-5, TL DUAL POWER-SUPPLY SUPERVISORS

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

SINGLE SCHMITT-TRIGGER BUFFER

CD54AC04, CD74AC04 HEX INVERTERS

CD54HC147, CD74HC147, CD74HCT147

description/ordering information

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

description/ordering information

P-Channel NexFET Power MOSFET

description/ordering information

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

3.3 V ECL 1:2 Fanout Buffer

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

CD54HC7266, CD74HC7266

SINGLE 2-INPUT POSITIVE-AND GATE

description/ordering information

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

SN75176A DIFFERENTIAL BUS TRANSCEIVER

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

description/ordering information

Transcription:

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 Operates From Single 5-V Power Supply Wide Common-Mode Voltage Range High Input Impedance TTL-Compatible Outputs High-Speed Schottky Circuitry 8-Pin Dual-in-Line and Small-Outline Packages Designed to Be Interchangeable With National DS9637A SLLS111B SEPTEMBER 1980 REVISED MAY 1995 ua9637ac...d OR P PACKAGE (TOP VIEW) V CC 1OUT 2OUT GND 1 2 3 4 8 7 6 5 1IN+ 1IN 2IN+ 2IN description The ua9637ac is a dual differential line receiver designed to meet ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11. The line receiver utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-V power supply and is supplied in an 8-pin dual-in-line package or small-outline package. The ua9637ac is characterized for operation from 0 C to 70 C. logic symbol logic diagram 1IN+ 1IN 2IN+ 2IN 8 7 6 5 2 3 1OUT 2OUT 1IN+ 1IN 2IN+ 2IN 8 7 6 5 2 3 1OUT 2OUT This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1995, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER SLLS111B SEPTEMBER 1980 REVISED MAY 1995 schematics of inputs and outputs EQUIVALENT OF EACH INPUT VCC TYPICAL OF ALL OUTPUTS VCC 50 Ω NOM Input 8 kω Output Current Source absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC (see Note 1).............................................. 0.5 V to 7 V Input voltage, V I.......................................................................... ±15 V Differential input voltage, V ID (see Note 2)................................................... ±15 V Output voltage range, V O (see Note 1).............................................. 0.5 V to 5.5 V Low-level output current, I OL.............................................................. 50 ma Continuous total dissipation........................................... See Dissipation Rating Table Operating free-air temperature range, T A.............................................. 0 C to 70 C Storage temperature range, T stg................................................... 65 C to 150 C Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds............................... 260 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal. 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input. PACKAGE TA 25 C POWER RATING DISSIPATION RATING TABLE OPERATING FACTOR ABOVE TA = 25 C TA = 70 C POWER RATING TA = 125 C POWER RATING D 725 mw 5.8 mw/ C 464 mw P 1000 mw 8.0 mw/ C 640 mw 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER SLLS111B SEPTEMBER 1980 REVISED MAY 1995 recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC 4.75 5 5.25 V Common-mode input voltage, VIC ± 7 V Operating free-air temperature, TA 0 70 C electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIT + Positive-going input threshold voltage See Note 3 VIT Negative-going going input threshold voltage See Note 3 Vhys Hysteresis voltage (VIT+ VIT ) 70 mv VOH High-level output voltage VID = 0.2 V, IO = 1 ma 2.5 3.5 V VOL Low-level output voltage VID = 0.2 V, IO = 20 ma 0.35 0.5 V VCC = 0 to 5.5 V, VI = 10 V 1.1 3.25 II Input current See Note 4 VI = 10 V 1.6 3.25 IOS Short-circuit output current VO = 0, VID = 0.2 V 40 75 100 ma ICC Supply current VID = 0.5 V, No load 35 50 ma All typical values are at VCC = 5 V, TA = 25 C. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only. Only one output should be shorted at a time, and duration of the short circuit should not exceed one second. NOTES: 3. The expanded threshold parameter is tested with a 500-Ω resistor in series with each input. 4. The input not under test is grounded. switching characteristics, V CC = 5 V, T A = 25 C 0.2 0.4 0.2 0.4 V V ma tplh tphl PARAMETER TEST CONDITIONS MIN TYP MAX UNIT Propagation delay time, low- to high-level output 15 25 ns CL =30 pf, See Figure 1 Propagation delay time, high- to low-level output 13 25 ns POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER SLLS111B SEPTEMBER 1980 REVISED MAY 1995 PARAMETER MEASUREMENT INFORMATION Input 51 Ω VCC + Output VCC + 392 Ω 0.5 V Input (see Note B) 0.5 V 50% 50% tplh tphl CL = 30 pf (see Note A) 3.92 kω Output 1.5 V 1.5 V TEST CIRCUIT VOLTAGE WAVEFORM NOTES: A. CL includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: tr 5 ns, tf 5 ns, PRR 5 MHz, duty cycle = 50%. Figure 1. Test Circuit and Voltage Waveform TYPICAL CHARACTERISTICS 4 3.5 OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE VCC = 4.75 V TA = 25 C 4 3.5 OUTPUT VOLTAGE vs DIFFERENTIAL INPUT VOLTAGE VCC = 5.25 V TA = 25 C VO ÁÁVO Output Voltage V 3 2.5 2 1.5 1 0.5 VIC = ±7 V VIC = 0 VIC = 0 VIC = ±7 V VO Output Voltage V ÁÁVO 3 2.5 2 1.5 1 0.5 VIC = ±7 V VIC = 0 VIC = 0 VIC = ±7 V 0 100 75 50 25 0 25 50 75 100 VID Differential Input Voltage mv Figure 2 0 100 75 50 25 0 25 50 75 100 VID Differential Input Voltage mv Figure 3 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER TYPICAL CHARACTERISTICS SLLS111B SEPTEMBER 1980 REVISED MAY 1995 V OH High-Level Ouput Voltage V 5 4.5 4 3.5 3 2.5 2 1.5 1 HIGH-LEVEL OUTPUT VOLTAGE vs HIGH-LEVEL OUTPUT CURRENT VCC = 5 V VID = 0.2 V TA = 25 C V OL Low-Level Output Voltage V 0.6 0.5 0.4 0.3 0.2 0.1 LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT VCC = 5 V VID = 0.2 V TA = 25 C 0.5 0 0 10 20 30 40 50 60 70 80 0 0 5 10 15 20 25 30 35 40 IOH High-Level Output Current ma Figure 4 IOL Low-Level Output Current ma Figure 5 100 90 80 No Load Inputs Open TA = 25 C SUPPLY CURRENT vs SUPPLY VOLTAGE I CC Supply Current ma 70 60 50 40 30 20 10 0 0 1 2 3 4 5 6 7 8 VCC Supply Voltage V Figure 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER SLLS111B SEPTEMBER 1980 REVISED MAY 1995 APPLICATION INFORMATION 5 V Twisted Pair 5 V 1/2 ua9638ac 1/2 ua9637ac 5 V 1/2 ua9637ac Figure 7. EIA/TIA-422-B System Applications 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan UA9637ACD ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) UA9637ACDE4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) UA9637ACDG4 ACTIVE SOIC D 8 75 Green (RoHS & no Sb/Br) UA9637ACDR ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) UA9637ACDRE4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) UA9637ACDRG4 ACTIVE SOIC D 8 2500 Green (RoHS & no Sb/Br) UA9637ACP ACTIVE PDIP P 8 50 Pb-Free (RoHS) UA9637ACPE4 ACTIVE PDIP P 8 50 Pb-Free (RoHS) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU Level-2-260C-1 YEAR 0 to 70 9637AC CU NIPDAU N / A for Pkg Type 0 to 70 UA9637ACP CU NIPDAU N / A for Pkg Type 0 to 70 UA9637ACP Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 29-Jul-2011 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant UA9637ACDR SOIC D 8 2500 330.0 12.4 6.4 5.2 2.1 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 29-Jul-2011 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) UA9637ACDR SOIC D 8 2500 340.5 338.1 20.6 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated