Setting Up. IC-CAP WaferPro. For On-Wafer Measurements

Similar documents
Welcome! Device Characterization with the Keithley Model 4200-SCS Characterization System.

Agilent 4070 Series Accurate Capacitance Characterization at the Wafer Level

A NEW DC MEASUREMENT PRINCIPLE TO FULLY COVER DEVICE SELF-HEATING

A Unique System Concept to Improve the Accuracy of Wafer-Level Flicker-Noise Characterization. Andrej Rumiantsev, Stojan Kanev

BJT Characterization Laboratory Dr. Lynn Fuller

S540 Power Semiconductor Test System Datasheet

Agilent 4083A DC/RF Parametric Test System A fully automatic on-wafer RF S-parameter measurement environment

Agilent 4072A Advanced Parametric Test System with Agilent SPECS

Ridgetop Group, Inc.

S540 Power Semiconductor Test System Datasheet

End-of-line Standard Substrates For the Characterization of organic

EE 230 Lab Lab 9. Prior to Lab

Lecture 8. MOS Transistors; Cheap Computers; Everycircuit

Positioning S-Parameters, Harmonic Measurements and X-Parameters for Device Modeling ADS

Electrostatic Test Structures for Transmission Line Pulse and Human Body Model Testing at Wafer Level

Achieving 3000 V test at the wafer level

Agilent EEsof EDA.

On-Wafer Measurement and Analysis of Flicker Noise and Random Telegraph Noise

4082A Parametric Test System Keysight 4080 Series

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

EE410 Test Structures & Testing

0.85V. 2. vs. I W / L

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER

Next Generation Curve Tracing & Measurement Tips for Power Device. Kim Jeong Tae RF/uW Application Engineer Keysight Technologies

On Wafer Load Pull and Noise Measurements using Computer Controlled Microwave Tuners

EE 320 L LABORATORY 9: MOSFET TRANSISTOR CHARACTERIZATIONS. by Ming Zhu UNIVERSITY OF NEVADA, LAS VEGAS 1. OBJECTIVE 2. COMPONENTS & EQUIPMENT

on-chip Design for LAr Front-end Readout

Making Pulse Power Measurements With Maury ATS 4.00

Successful DC Measurements

Lab 12: Timing sequencer (Version 1.3)

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014

Wafer-Level Calibration & Verification up to 750 GHz. Choon Beng Sia, Ph.D. Mobile:

Advanced PDK and Technologies accessible through ASCENT

Vishram S. Pandit, Intel Corporation (916) ]

Agilent Technologies Gli analizzatori di reti della serie-x

ENSC 495/851 Lab Electrical and Device Measurements V1.0 Mar Glenn Chapman

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Introduction to Electronic Devices

Design cycle for MEMS

EE5320: Analog IC Design

MEMS On-wafer Evaluation in Mass Production Testing At the Earliest Stage is the Key to Lowering Costs

EMT 251 Introduction to IC Design

EE 410: Integrated Circuit Fabrication Laboratory

Keysight Technologies Accurate Capacitance Characterization at the Wafer Level

Electrical characterization of Graphene and nano-devices. Stewart Wilson European Sales Manager Semiconductor Parametric Test Systems Autumn 2014.

Model 4210-MMPC-C. Multi-Measurement Prober Cable Kit Quick Start Guide. Overview. Prober cable kit contents

ECEN474: (Analog) VLSI Circuit Design Fall 2011

Automated Semiconductor Device Measurement System for Temperature and Magnetic Field Characterization

Keysight Technologies Making Matching Measurements for Use in IC Design

Ultra-Fast NBTI/PBTI Package for the Model 4200-SCS

Test Structure Design for Parallel Testing

Powering Automotive Cockpit Electronics

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Latest RF Capabilities. Jan 2015

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy

B1500A Semiconductor Device Analyzer TECHNICAL OVERVIEW

Using Signal Express to Automate Analog Electronics Experiments

Implementation of a sub micron multifinger RF CMOS model in ADS cadence environment using spectre simulator

Laboratory #9 MOSFET Biasing and Current Mirror

Architecture of Computers and Parallel Systems Part 9: Digital Circuits

New Wide Band Gap High-Power Semiconductor Measurement Techniques Accelerate your emerging material device development

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1351B SINGLE OUTPUT, HIGH POWER, HIGH EFFICIENCY POE

Company Profile & Product information

JFET and MOSFET Characterization

WLCSP xwave for high frequency wafer probe applications

Laboratory #5 BJT Basics and MOSFET Basics

Agilent EEsof EDA.

Lab Equipment EECS 311 Fall 2009

Using LME49810 to Build a High-Performance Power Amplifier Part I

EE 330 Lecture 11. Capacitances in Interconnects Back-end Processing

Measurements with Scattering Parameter By Joseph L. Cahak Copyright 2013 Sunshine Design Engineering Services

MP5410 Low Start-up Voltage Boost Converter with Four SPDT Switches

Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Pacific Antenna - Easy TR Switch

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Active Sensors Unit assembly process for the ATLAS High Granularity Timing Device

Application Note CDIAN003

Model 4210-MMPC-W. Multi-measurement Prober Cable Kit. Overview

Thermo Electric Cooling Temperature Controller TEC Controller / Peltier Driver ±16 A / ±19 V

Lecture 7. July 24, Detecting light (converting light to electrical signal)

A DESIGN EXPERIMENT FOR MEASUREMENT OF THE SPECTRAL CONTENT OF SUBSTRATE NOISE IN MIXED-SIGNAL INTEGRATED CIRCUITS

IX Evaluation Board User s Guide INTEGRATED CIRCUITS DIVISION. 1. Introduction. 1.1 Features:

Synthesis of Optimal On-Chip Baluns

M328 version ESR inductance capacitance meter multifunctional tester DIY

SOURCE-MEASURE UNITS INCREASE PRODUCTIVITY AND ACCURACY IN AUTOMATED TESTING. Lee Stauffer. Keithley Instruments, Inc.

Keysight Technologies E4727A Advanced Low-Frequency Noise Analyzer. Data Sheet

Lab 3: BJT LED Driver

ES330 Laboratory Experiment No. 9 Bipolar Differential Amplifier [Reference: Sedra/Smith (Chapter 9; Section 9.2; pp )]

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Improved ON-resistance Measurement at Wafer Probe using a "DARUMA" stage

Keysight Technologies Nonlinear Vector Network Analyzer (NVNA) Breakthrough technology for nonlinear vector network analysis from 10 MHz to 67 GHz

Millimeter Spherical µ-lab System from Orbit/FR

Higher School of Economics, Moscow, Russia. Zelenograd, Moscow, Russia

Lab 4: Supply Independent Current Source Design

Model 4200-PIV Measurements Application Note

CMOS 65nm Process Monitor

Transcription:

Setting Up IC-CAP WaferPro For On-Wafer Measurements franz.sischka@agilent.com 22.6.2011 Copyright Agilent Technologies 2011 1

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 2

What is WaferPro? It is an IC-CAP Module, with a specific user interface, on top of the IC-CAP Framework, which > sets the ThermoChuck temperature > controls the prober and provides the Probes/ProbeCard contact > switches the matrix and then lets the user apply all kinds of measurements, applying all the flexibility of a standard IC-CAP session. It outputs the measurement data in a directory/file structure (.mdm), or into a SQL data base (next IC-CAP release). 3

IC-CAP WaferPro Architecture Overview Start WaferPro see also the next slide... IC-CAP Environment (wprolibrary.mdl) WaferPro User Interface (myproject.xml) 4

IC-CAP WaferPro Architecture Overview (cont'd) The WaferPro Module consists of 3 parts: -> ModelFile 'Routine' (DUTs/Setups with DC,CV, Spar Measurement Tasks) -> ModelFile 'Driver' (control of WaferProber, Matrix, ThermoChuck) IC-CAP Product Numbers: -> WaferPro User Interface (GUI) W8510EP WaferPro 85199A IC-CAP Framework 85199D DC Drivers 85199C CV Drivers 85199E NWA Drivers (optional) 85199B Simul.Interface (optional) 1.) User Interface 2.) Wafer Prober Switching Matrix Thermochuck 3.) Measurement Setups Notes: the module W8510EP requires an existing IC-CAP installation, while the Bundle W8511BP includes modules 85199A, 85199C, 85199D, 85199E, W8510EP, i.e. a complete IC-CAP. 5

IC-CAP and therefore also WaferPro distinguish between 'real' measurement instruments (ModelFile 'Routine') e.g. DC analyzer, CV meter etc. and auxiliary instruments (ModelFile 'Driver') like ThermoChuck, WaferProber and SwitchingMatrix if required, add here drivers for you prober, matrix, chuck if required, add here your measurement setups 6

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 7

A Typical Lab Environment for WaferPro WaferPro Individual Measurement Benches with different Probers/Matrices/Instruments Production Bench Prober Fully Automated Prober (incl. Wafer Cassette) Matrix CV Meter DC Analyzer DC&CV Parametric Test System incl. Switching Matrix Page 8 8

WaferPro allows to apply your Test Plan to any available Bench, by simply selecting the Bench Name Bench1 Bench 2 Bench 3 Bench1 Bench2 Bench3... in other words... you can apply your Test Plan without any changes, immediately to any of your Benches! 9

... another application of WaferPro is when you have older GPIB-controlled wafer probers, but no state-of-the-art, common user interface available... 10

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 11

The WaferPro User Interface Concept which device types (diodes, transistors, resistors etc.) which measurement system to use? what is available on the wafer? which meas.candidates? which bias conditions? define the test plan: group meas. candidates and conditions Go! Meas.Results.mdm or Database 12

Step by step... Bench1 Bench 2 Bench 3 Select which Bench to use 13

Enter the Wafer Geometry and the Die size Specify the Subsites Set up the Device Definition Table 14

Setting Up the Test Plan Setting Up the Test Plan in WaferPro means - define what is available (devices and their meas. types and meas. conditions) - build groups of tasks - perform the wafer test 15

3. 2. 1. In the following slides, we will discuss the definitions of the test possibilities, 1. 2. 3. followed by setting up groups of tasks, to be performed during the 'Test Plan Run' 16

1. lists of dies 1. 17

lists of subsite devices lists of dies 2. 2. 18

list of meas. routines 3. lists of meas. conditions for the meas. routines lists of meas ranges lists of dies lists of subsite devices 3. 19

list of meas. routines lists of meas. conditions for the meas. routines lists of meas ranges lists of dies lists of subsite devices build lists of devices, measurements types meas. conditions 20

list of meas. routines lists of meas. conditions for the meas. routines lists of meas ranges lists of dies lists of subsite devices build lists of devices, measurements types meas. conditions build lists of wafer(s), temperature, target dies and characterization steps 21

GO! 22

Lot Wafers Dies Technology Definition Blocks Subsites Devices Wrap-Up WaferPro Flow Measurement Definition Characterization Step Test Plan Sequence: Temp, Wafer, Die List, Characterization Steps Go! 23

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 24

WaferPro Measurement Data Structure 25

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 26

Setting up a Test Plan for a Demo Wafer A Simple WaferPro Example This and the following slides can be found in $ICCAP_ROOT/WaferPro/examples/documentation_pdf/1_WaferPro_GettingStarted_2011-03-07.pdf The corresponding WaferPro file is: $ICCAP_ROOT/WaferPro/examples/myDemoProject1 MOS_Diode DC_CV.xml 27

Describing the Wafer(s), Dies and Devices in the WaferPro GUI... 28

Selecting Our Demo Bench Note for IC-CAP users: this selection specifies the IC-CAP 'mydemo_4142_4275.hdw' file plus in the WaferPro wprobenchlist.cfg file the entry 'mydemo_4142_4275' 29

Verifying/Defining the Measurement Setups in the IC-CAP environment... 30

- In the IC-CAP ModelFile 'Routine', we define a group (DUT) called 'my_mos_dc_basics' and a group (DUT) 'my_diode_dc_cv_basic'. - We can add as many Setups to each group, depending on our planned measurements. The only prerequisite is to have the 3 Specific-Names-Transforms defined. These 3 Transforms are the jumping points for WaferPro IMPORTANT WaferPro FEATURE: Your PEL Programs can communicate with the WaferPro settings, applying the PEL Functions - WPro_set_info(): PEL -> WaferPro - WPro_lookup_info(): WaferPro -> PEL 31

Routine ModelFile WaferPro For the measurement conditions, we apply variables, which are set by WaferPro. This allows to re-use our Setups for different technologies 32

Our Demo Wafer 5 inch (=127mm diameter) Die 15mm x 16mm 16mm 15mm Wafer Orientation Flat Subsite (probe card contact) 33

Entering the Demo Wafer Details into WaferPro 34

The Dies and their Subsites on our Demo Wafer MOS1 Subsite x=0mm, y=12mm 15mm 16mm Diode1 Subsite x=9mm, y=11mm Wafer Flat Orientation 35

Defining the Die Subsites locations in WaferPro 36

MOS1 subsite (3 NMOS & 1 PMOS & 1 CV structure) 120um 35um 120um 130um 1 3 5 7 9 11 13 15 17 A B C D 19 21 23 Substrate (Bulk) 370um 2 4 6 8 10 12 14 16 18 20 22 24 MOSFET Width Length Type A 1um 500nm N B 1um 250nm N C 250nm 500nm N D 250nm 250nm P 37

Diode1 subsite (2 devices, DC & CV measurement) 120um 35um 120um 1 3 5 7 9 11 13 15 17 19 21 23 130um Diode_A Substrate (Bulk) 370um 2 4 6 8 10 12 14 16 18 20 22 24 38

Setting Up the Device Definition Tables (pins, geometry, polarity, etc.) 39

Defining Lists of Die Test Candidates tbd 40

Defining Lists of Subsite Test Candidates 41

Defining Lists of Measurement Conditions Note: you can apply the same test (the IC-CAP Setup in ModelFile 'Routine') to different technologies! 42

From the previously defined information, build Lists of Subsites, how to Measure then and what Meas. Limits to apply 43

Finally, Setting Up Groups of Tasks from the available Lists 44

Executing the Test Plan 45

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 46

Layout Sketch of our Demo Devices and entering this info into the WaferPro GUI y Die 600um ThruDummy Subsites 400um ShortDummy 200um OpenDummy NPN_A 200um NPN_B x 47

If not yet available, add the new Device Type(s) to WaferPro 48

Set Up Measurements in ModelFile /Routine in WaferPro's Modelfile /Routine, add a new DUT, here called 'my_npn_basic' -> like it is best practice with IC-CAP, name the DC and CV nodes after the transistor pin names (e.g. C, B, E, S for a bipolar transistor) and call the Spar nodes P1 and P2. DC Spar Note: we group the transistor and the de-embedding dummies within the same /Routine/DUT, so that we can apply DUT-Variables 'fmin', 'fmax' and 'fpts' for all Spar Setups. 49

Define the fixed SMU connections (SMU<->NWA cabling) in WaferPro enter here your cablings Very Important: The SMU connections defined here will overwrite the ones specified in the /Routine Setups!!! Reason: this allows to switch from bench to bench without manipulating the /Routine Setups!! 50

WaferPro: Sequence Control Make sure to correctly specify the sequence of Char.Steps: first the de-embedding dummies, then the transistors Reason (best practice): When the transistor will be measured, the dummies have been measured already, and we can apply a simple de-embedding without loading first the.mdm files of the de-embedding dummies! 51

For more details, see the documentation in $ICCAP_ROOT/ 52

Contents - What Is WaferPro - A Typical Lab Environment For WaferPro - The WaferPro User Interface Concept - WaferPro Measurement Data Structure - Setting Up A Test Plan For A Demo Wafer - WaferPro And S-Parameters Conclusions 53

IC-CAP WaferPro Is An Extremely Powerful Test Plan Suite, For On-Wafer DC/CV And RF Device Modeling Measurements. It supports a variety of thermo chucks, wafer probers, matrices and instruments, including the Agilent parametric testers. Own drivers can be added easily. It includes several built-in measurement routines, which are nevertheless open for users to customize or enhance the measurement and post-processing. It will be compatible with a new IC-CAP Database feature and provide the foundation for advanced Statistical Modeling. 54

Where To Find More Information IC-CAP WaferPro Webpage: http://www.agilent.com/find/eesof-waferpro WaferPro White Paper: http://cp.literature.agilent.com/litweb/pdf/5990-6494en.pdf IC-CAP Device Modeling Software: http://www.agilent.com/find/eesof-iccap Latest IC-CAP Demos see the IC-CAP KnowledgeCenter at: http://edocs.soco.agilent.com/display/eesofkc/demo_features+directory+iccap+(latest+v ersion) Device Modeling Handbook see http://edocs.soco.agilent.com/display/iccapmhb/home 55

Thank you for your attention! 56