SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Similar documents
SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54HC04, SN74HC04 HEX INVERTERS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION PACKAGE

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN75150 DUAL LINE DRIVER

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN75158 DUAL DIFFERENTIAL LINE DRIVER

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54HC590A, SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C DECEMBER 1982 REVISED MAY 1997

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN QUADRUPLE HALF-H DRIVER

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

SN75150 DUAL LINE DRIVER

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54HC165, SN74HC165 8-BIT PARALLEL-LOAD SHIFT REGISTERS

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS



LM139, LM139A, LM239, LM239A, LM339, LM339A, LM339Y, LM2901 QUAD DIFFERENTIAL COMPARATORS

ULN2804A DARLINGTON TRANSISTOR ARRAY

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75374 QUADRUPLE MOSFET DRIVER

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN75468, SN75469 DARLINGTON TRANSISTOR ARRAYS

Transcription:

High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control () input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. The SN4HC4 is characterized for operation over the full military temperature range of C to C. The SN74HC4 is characterized for operation from 40 C to 8 C. A A4 A A6 A7 SN4HC4, SN74HC4 SN4HC4...J OR W PACKAGE SN74HC4... DB, DW, N, OR PW PACKAGE (TOP VIEW) A A A A4 A A6 A7 A8 GND 4 6 7 8 9 0 SN4HC4... FK PACKAGE (TOP VIEW) A A B8 B7 V CC B6 OE 4 0 9 8 6 7 7 6 8 4 9 0 A8 GND 0 9 8 7 6 4 V CC OE B B B B4 B B6 B7 B8 B B B B4 B FUNCTION TABLE INPUTS OE OPERATION L L B data to A bus L H A data to B bus H X Isolation Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 997, Texas Instruments Incorporated POST OFFICE BOX 60 DALLAS, TEXAS 76

logic symbol OE 9 G EN [BA] EN [AB] A 8 B A A A4 A A6 A7 A8 4 6 7 8 9 7 6 4 B B B4 B B6 B7 B8 This symbol is in accordance with ANSI/IEEE Std 9-984 and IEC Publication 67-. logic diagram (positive logic) 9 OE A 8 B To Seven Other Channels POST OFFICE BOX 60 DALLAS, TEXAS 76

absolute maximum ratings over operating free-air temperature range SN4HC4, SN74HC4 Supply voltage range, V CC.......................................................... 0. V to 7 V Input clamp current, I IK (V I < 0 or V I > V CC ) (see Note ).................................... ±0 ma clamp current, I OK (V O < 0 or V O > V CC ) (see Note )................................ ±0 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ± ma Continuous current through V CC or GND................................................... ±70 ma Package thermal impedance, θ JA (see Note ): DB package................................ C/W DW package................................. 97 C/W N package................................... 67 C/W PW package................................ 8 C/W Storage temperature range, T stg................................................... 6 C to 0 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.. The package thermal impedance is calculated in accordance with JESD, except for through-hole packages, which use a trace length of zero. recommended operating conditions SN4HC4 SN74HC4 MIN NOM MAX MIN NOM MAX Supply voltage 6 6 V = V.. VIH High-level input voltage = 4. V.. V = 6 V 4. 4. = V 0 0. 0 0. VIL Low-level input voltage = 4. V 0. 0. V = 6 V 0.8 0.8 VI Input voltage 0 0 V VO voltage 0 0 V = V 0 000 0 000 tt Input transition (rise and fall) time = 4. V 0 00 0 00 ns = 6 V 0 400 0 400 TA Operating free-air temperature 40 8 C POST OFFICE BOX 60 DALLAS, TEXAS 76

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS TA = C SN4HC4 SN74HC4 MIN TYP MAX MIN MAX MIN MAX V.9.998.9.9 IOH = 0 µa 4. V 4.4 4.499 4.4 4.4 VOH VI = VIH or VIL 6 V.9.999.9.9 V IOH = 6 ma 4. V.98 4..7.84 IOH = 7.8 ma 6 V.48.8..4 V 0.00 0. 0. 0. IOL = 0 µa 4. V 0.00 0. 0. 0. VOL VI = VIH or VIL 6 V 0.00 0. 0. 0. V IOL = 6 ma 4. V 0.7 0.6 0.4 0. IOL = 7.8 ma 6 V 0. 0.6 0.4 0. II or OE VI = or 0 6 V ±0. ±00 ±000 ±000 na IOZ A or B VO = or 0 6 V ±0.0 ±0. ±0 ± µa ICC VI = or 0, IO = 0 6 V 8 60 80 µa Ci or OE V to 6 V 0 0 0 pf switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = C SN4HC4 SN74HC4 MIN TYP MAX MIN MAX MIN MAX V 40 0 60 0 tpd A or B B or A 4. V 6 ns 6 V 8 7 V 0 40 90 ten OE A or B 4. V 46 68 8 ns 6 V 0 9 8 49 V 74 00 00 0 tdis OE A or B 4. V 40 60 0 ns 6 V 4 4 V 0 60 90 7 tt A or B 4. V 8 8 ns 6 V 6 0 4 POST OFFICE BOX 60 DALLAS, TEXAS 76

switching characteristics over recommended operating free-air temperature range, C L = 0 pf (unless otherwise noted) (see Figure ) PARAMETER FROM (INPUT) TO (OUTPUT) TA = C SN4HC4 SN74HC4 MIN TYP MAX MIN MAX MIN MAX V 4 00 70 tpd A or B B or A 4. V 8 7 40 4 ns 6 V 4 9 V 0 70 40 ten OE A or B 4. V 4 8 67 ns 6 V 46 69 6 V 4 0 6 tt A or B 4. V 7 4 6 ns 6 V 6 4 operating characteristics, T A = C PARAMETER TEST CONDITIONS TYP Cpd Power dissipation capacitance per transceiver No load 40 pf POST OFFICE BOX 60 DALLAS, TEXAS 76

PARAMETER MEASUREMENT INFORMATION PARAMETER RL CL S S From Under Test CL (see Note A) Test Point RL LOAD CIRCUIT S S ten tpzh tpzl tdis tphz tplz tpd or tt kω kω 0 pf or 0 pf 0 pf 0 pf or 0 pf Input 0 V tplh tphl In-Phase Out-of-Phase 0% tphl 90% 90% 90% VOH 0% VOL tf VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES tr 0% 0% tf tplh VOH 90% VOL tr Control (Low-Level Enabling) tpzl Waveform (See Note B) tplz 0% 0 V VOL tpzh Input 0% 90% 90% tr 0% 0 V tf Waveform (See Note B) 90% tphz VOH 0 V VOLTAGE WAVEFORM INPUT RISE AND FALL TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR -STATE OUTPUTS NOTES: A. CL includes probe and test-fixture capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform is for an output with internal conditions such that the output is high except when disabled by the output control. C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = 0 Ω, tr = 6 ns, tf = 6 ns. D. The outputs are measured one at a time with one input transition per measurement. E. tplz and tphz are the same as tdis. F. tpzl and tpzh are the same as ten. G. tplh and tphl are the same as tpd. Figure. Load Circuit and Voltage Waveforms 6 POST OFFICE BOX 60 DALLAS, TEXAS 76

IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 998, Texas Instruments Incorporated