A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

Similar documents
A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

A 1.9GHz Single-Chip CMOS PHS Cellphone

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan

DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

A TDC based BIST Scheme for Operational Amplifier Jun Yuan a and Wei Wang b

Session 3. CMOS RF IC Design Principles

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

Dual-Frequency GNSS Front-End ASIC Design

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Quiz2: Mixer and VCO Design

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

RF transmitter with Cartesian feedback

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

A 2.5V operation Wideband CMOS Active-RC filter for Wireless LAN

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

Design of a Broadband HEMT Mixer for UWB Applications

Low Cost Transmitter For A Repeater

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

A 5.2GHz RF Front-End

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

A 900 MHz CMOS RF Receiver

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

Effects of Mismatch on CMOS Monolithic Mixers Image Rejection

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

433MHz front-end with the SA601 or SA620

CMOS Design of Wideband Inductor-Less LNA

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion

Wideband Active-RC Channel Selection Filter for 5-GHz Wireless LAN

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CMOS LNA Design for Ultra Wide Band - Review

Wideband Tunable RF Filters for Channel Selection in Crowded Spectral Bands

NEW WIRELESS applications are emerging where

A Low-Power Low-Cost 780MHz CMOS FSK Receiver for Short-Range Wireless Communication

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Design technique of broadband CMOS LNA for DC 11 GHz SDR

A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE Standard Using Tuned Passive Mixer Output Pole

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

2.Circuits Design 2.1 Proposed balun LNA topology

RF Integrated Circuits

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

A Wideband Precision Quadrature Phase Shifter

PROJECT ON MIXED SIGNAL VLSI

Fully integrated CMOS transmitter design considerations

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Low Power RF Transceivers

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

A high image rejection SiGe low noise amplifier using passive notch filter

MIT Wireless Gigabit Local Area Network WiGLAN

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

THERE is currently a great deal of activity directed toward

A Low-Power All-Digital GFSK Demodulator with Robust Clock Data Recovery

Transcription:

Applied Mechanics and Materials Online: 2013-06-27 ISSN: 1662-7482, Vol. 329, pp 416-420 doi:10.4028/www.scientific.net/amm.329.416 2013 Trans Tech Publications, Switzerland A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d Shenzhen City Key Laboratory of Embedded System Design, College of Computer Science and Software Engineering, Shenzhen University, Shenzhen, Guangdong, China a jianglai@szu.edu.cn, b liushaohua116@gmail.com, c yuhang@szu.edu.cn, d liyan@szu.edu.cn Keywords: Bluetooth; Gaussian frequency-shift keying demodulator; Complex band-pass Filter Abstract. In this paper, a low-if 2.4 GHz integrated RF receiver for Bluetooth is presented. Designed in a 0.18 µm CMOS technology, the receiver consists of LNA, mixer, complex band-pass filter, and GFSK demodulator. A received signal strength indicator is also employed in the receiver to auto adjust the receiver gain. In this paper, the structures of the major modules were analyzed, and the simulation results are presented and discussed. Introduction The Bluetooth standard uses the unlicensed 2.4-GHz ISM band, and supports 1 Mb/s data connection modulated using Gaussian frequency shift keying (GFSK) [1]. Since Bluetooth is primarily used for short range communication, the development of consumer electronics require to reduce the system power for long time operation, and meanwhile to lower devices cost. Thus, single-chip solutions with a minimum number of external components are proposed [2]. This paper presents a 2 MHz low intermediate frequency (IF) RF receiver designed for Bluetooth applications. The architecture of the receiver is given in Fig. 1. Input GFSK modulated signal is first boosted by the low noise amplifier, and the mixers driven by quadrature clock signals down-convert it to the 2 MHz IF frequency. Before converted into digital signal for GFSK demodulation and further processing, the desired channel is selected by an integrated band pass complex filter (BPF). In addition, a received signal strength indicator is integrated, which allows auto-adjusting the receiver gain and therefore increases system dynamic range. This paper is divided into four sections. In section II, detailed implementations of the key modules were discussed. The complete receiver is designed in a standard CMOS 0.18um process, and the validation results are presented in section III. Finally, conclusions are given in section IV. Low-IF Receiver Design Fig. 1. Block diagram of the receiver. Radio frequency frontend The radio frequency (RF) frontend interfaces between the wireless media and the baseband signal processing. Therefore its characteristic plays a major role in the receiver overall performance. The RF frontend is composed of two components: the low noise amplifier (LNA) and the quadrature image rejection mixer (IRM). All rights reserved. No part of contents of this paper may be reproduced or transmitted in any form or by any means without the written permission of Trans Tech Publications, www.ttp.net. (ID: 130.203.136.75, Pennsylvania State University, University Park, USA-19/02/16,15:15:40)

Applied Mechanics and Materials Vol. 329 417 As the first active element in the receiving chain, the LNA must be impedance- matched to 50 Ω-termination, and provide proper amplification of input signal within the desired frequency channel [3]. As presented in Fig.2, The LNA employs a cascode topology with source degenerated inductor. Such a topology can not only improve the LNA linearity, but provides isolation between its input and output, and therefore allows better matching property. At the LNA input, L1 (L2), C1 (C2) and C3 (C4) forms the input matching network, and capacitors (C5 and C6) at the output function as the DC blocks, which allows the following IRM to be biased separately. In addition, the tail current I b is designed to be tunable, allowing the gain and bandwidth of the LNA to be adjusted. The IRM implemented in this design is based on double-balanced Gilbert cells topology, as shown in Fig. 2. This topology can provide positive conversion gain, and when compared with its passive counterparts, requires smaller power from the local oscillator (LO). This design does not include the source degenerated components [4], and therefore it is optimized for conversion gain and noise figure, rather than the linearity. Resistive loading is chosen to generate a stale DC biase for the mixer. The completed IRM contains two identical mixer cells with four LO inputs separated by 90 º phase difference at the desired frequency. With the structure, the IRM is able to suppress the input image signal [5], and provides the quadrature outputs for the following stages to process. The simulation results of the RF frontend are presented in Fig. 3. (a) Fig. 2. Simplified schematic of the RF frontend: (b) (a) LNA, and (b) IRM. (a) Frequency and time response of the LNA. (b) Frequency and time response of the IRM. Fig. 3 Simulation results of the RF frontend: (a) LNA, and (b) IRM.

418 Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering Complex band-pass Filter A 4 th ordered complex band-pass filter with 2 MHz center frequency and tunable bandwidth is used in this design to select the desired channel for input data, as shown in Fig. 4. This complex filter is derived from an active-rc Butterworth low pass filter by introducing a frequency shift, which equals to 2 MHz, the filter center frequency, to the transfer function of the prototype low pass filter [6]. Totally eight identical operational amplifiers (OP_amp) are included in this filter design. In order to relief the gain-bandwidth product requirement in such a topology, error compensation technique is used by adding an additional zero to cancel the non-dominate pole of the OP-amp, and therefore reduces the overall filter consumption [7]. Fig. 4. Schematics of the complex BPF. To prevent the unwanted DC offset, which is generated from the LO leakage and self-mixing, to deviate the filter ideal operating conditions, at the filter inputs (I i+, I i-, Q i+, Q i-,), active inductance by positive feedback is also added to form a simplified high pass filter. The frequency response of the BPF, including the complex Butterworth, and the high pass filter, is shown in Fig. 5. Fig. 5 Frequency response of the 4 th order complex BPF.

Applied Mechanics and Materials Vol. 329 419 Analog-to-digital convertor In Bluetooth applications, data are modulated using GFSK. In this design, the input RF signal is down-converted, filtered, and converted into the digital domain. Received data can then be recovered by digital signal processing. In this design, a 8-bit successive approximation analog-to-digital convertor is utilized to complete this conversion, as shown in Fig.6. The transient response with the gaussian modulated input is shown in Fig.7. Fig. 6 Block diagram of the 8-bit ADC Design Validation Fig. 7 ADC transient response with the gaussian modulated input. The receiver was designed in a standard CMOS 0.18 µm process, occupies a 3.5 mm 2 die area. Validated using cadence and Spectre simulators, the main parameters are summarized in Table 1. The receiver consumption is about 15 mw with 1.8 V supply voltage. Table 1. The characteristics of the receiver Module Performance Gain Power Consumption LNA 9.04~15.59 db (Tunable) 1.31~2.49 mw mixer 14.7 db 4.23 mw BPF 15.53~31.42 db (Tunable) 3.12~5.34 mw ADC - 3.45 mw Conclusion This paper presents a low power receiver for Bluetooth applications. The low-if receiver down-converts the input 2.4 GHz RF signal into a 2 MHz intermediate frequency, and converts the resulting signal into digital signal for demodulation and further processing. The receiver is designed in a standard CMOS 0.18 µm process. The function of the receiver was validated using Spectre simulator. The receiver consumption is only 15 mw.

420 Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering Acknowledgement The authors would like to thank the National Science Foundation of China (NSFC) under grant No. 61201042. The work is also partly supported by the project S2012010010255 and S2011040001460 of Guangdong R/D Foundation, and the project KQC201108300044A, JCYJ20120613173154123 and JCYJ20120613114541904 of Shenzhen city. Reference [1] Bluetooth Specifications Version 1.0b. Information on http://www.bluetooth.com/dev/specifications.asp [2] Weber, W.W. Si, S. Abdollahi-Alibeik, M. Lee, R. Chang, H. Dogan, S. Luschas and P. Husted: A single-chip CMOS radio SoC for v2.1 Bluetooth applications, Proc. IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp. 364-620 (2008). [3] Ho Kwon Yoon: Multi-Standard Receiver for Bluetooth and WLAN Applications, MS. Thesis Dissetation, School of The Ohio State University (2004). [4] B. X. P.J. Sullivan and W. Ku: Low voltage performance of a microwave CMOS gilbert cell mixer, IEEE Journal of Solid-State Circuits, vol. 32, no. 7, pp. 1151 1155 (1997). [5] M. Pavio: Double balanced mixers using active and passive techniques, IEEE Trans. Microwave Theory & Tech., vol. 36, no. 12, pp. 1948-1957 (1988). [6] J. Crols and M. J. Steyaert: Low-IF Topologies for High-Performance Analog Front Ends of Fully Integrated Receivers, IEEE Transactions on Circuits an System-II: Analog and Digital Signal Processing, vol. 45, No. 3, pp. 269-282 (1998). [7] Gang Chen, Zhiqun Li, HaiYong Su, et al.: A 5 th -order Chebyshev active RC complex filter with automatic frequency tuning for wireless sensor networks application, International Symposium on Signal Systems and Electronics, pp.1-4 (2010).

Advanced Technologies on Measure and Diagnosis, Manufacturing Systems and Environment Engineering 10.4028/www.scientific.net/AMM.329 A Low-IF 2.4 GHz Integrated RF Receiver for Bluetooth Applications 10.4028/www.scientific.net/AMM.329.416