Capacitive Sensing Project. Design of A Fully Differential Capacitive Sensing Circuit for MEMS Accelerometers. Matan Nurick Radai Rosenblat

Similar documents
Lecture 10: Accelerometers (Part I)

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

A Two-Chip Interface for a MEMS Accelerometer

Second-Order Sigma-Delta Modulator in Standard CMOS Technology

Research on Low Power Sigma-Delta Interface Circuit used in Capacitive Micro-accelerometers

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

noise, f s =1.0MHz, N= Integrator Output: Cs=100fF, Cf=100fF, 1nV rms Integrator Input referred Noise =20pF =2pF =0 PSD [db] PSD [db] C p1

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Chapter 13: Introduction to Switched- Capacitor Circuits

Tuesday, March 22nd, 9:15 11:00

Surface Micromachining

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Digitally Tuned Low Power Gyroscope

Design of Pipeline Analog to Digital Converter

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

You will be asked to make the following statement and provide your signature on the top of your solutions.

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

PROBLEM SET #7. EEC247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2015 C. Nguyen. Issued: Monday, April 27, 2015

CMOS High Speed A/D Converter Architectures

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Common Mode Feedback for Fully Differential Amplifier in ami06 micron CMOS process

A new structure of substage in pipelined analog-to-digital converters

System Level Simulation of a Digital Accelerometer

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016

A Chopper Modulated Instrumentation Amplifier Using Spike Shaping and Delayed Modulation Techniques for MEMS Pressure Sensor

On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI

A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier

A Multichannel Pipeline Analog-to-Digital Converter for an Integrated 3-D Ultrasound Imaging System

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

Interface to the Analog World

A 6 th Order Ladder Switched-Capacitor Bandpass Filter with a center frequency of 10 MHz and a Q of 20

A 2.5 V 109 db DR ADC for Audio Application

2. Single Stage OpAmps

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours

demonstrated with a single-mass monolithic surface In a mechanical spring-mass system deflection of the

CMOS Operational Amplifier

Voltage Feedback Op Amp (VF-OpAmp)

CHAPTER. delta-sigma modulators 1.0

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

A new class AB folded-cascode operational amplifier

Yet, many signal processing systems require both digital and analog circuits. To enable

EE 508 Lecture 28. Nonideal Effects in Switched Capacitor Circuits. Charge Injection Alaising Redundant Switch Removal Matching

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

LIS2L02AQ. INERTIAL SENSOR: 2Axis - 2g/6g LINEAR ACCELEROMETER 1 FEATURES 2 DESCRIPTION. Figure 1. Package

Differential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

System-on-Chip. Electro-thermal effects in radio ICs. Overview. Tri-band GSM radio receiver (front-end)

2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS

Tactical grade MEMS accelerometer

A 200nV/ Hz Noise PSD Signal-Conditioning Circuit with Sensor-Offset Cancellation

DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY

EECS 373 Design of Microprocessor-Based Systems

DIGITALLY controlled and area-efficient calibration circuits

EE 435 Switched Capacitor Amplifiers and Filters. Lab 7 Spring 2014 R 2 V OUT V IN. (a) (b)

SILICON BASED CAPACITIVE SENSORS FOR VIBRATION CONTROL

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

SMDP Workshop on Mixed-Signal VLSI Design, GEC, Goa Comparators, Gm-C Filters, SC Filters in CMOS Technology

Low Voltage Standard CMOS Opamp Design Techniques

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

The Operational Amplifier as a differential voltage-controlled voltage source

International Journal of Advance Engineering and Research Development. Comparitive Analysis of Two stage Operational Amplifier

MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1

Design of High Gain Two stage Op-Amp using 90nm Technology

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Prepared by Dr. Ulkuhan Guler GT-Bionics Lab Georgia Institute of Technology

Design and Simulation of Low Dropout Regulator

An Improved Recycling Folded Cascode OTA with positive feedback

MICRO YAW RATE SENSORS

TWO AND ONE STAGES OTA

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Operational Amplifiers

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Voltage Controlled SAW Oscillator Mechanical Shock Compensator

ME 434 MEMS Tuning Fork Gyroscope Amanda Bristow Stephen Nary Travis Barton 12/9/10

Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends

Electronic Noise. Analog Dynamic Range

Atypical op amp consists of a differential input stage,

Chapter 9: Operational Amplifiers

REFERENCE circuits are the basic building blocks in many

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

Design of an Amplifier for Sensor Interfaces

Basic Layout Techniques

Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array

Who am I? EECS240 Spring Administrative. Teaching Staff. References. Lecture Notes. Advanced Analog Integrated Circuits Lecture 1: Introduction

Operational Amplifier with Two-Stage Gain-Boost

Electronics basics for MEMS and Microsensors course

DESIGN FOR MOSIS EDUCATIONAL RESEARCH PROGRAM REPORT CMOS MAGNETIC FIELD STRUCTURES AND READ-OUT CIRCUIT. Prepared By: B.

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

10-Bit 5MHz Pipeline A/D Converter. Kannan Sockalingam and Rick Thibodeau

Transcription:

Capacitive Sensing Project Design of A Fully Differential Capacitive Sensing Circuit for MEMS Accelerometers Matan Nurick Radai Rosenblat Supervisor: Dr. Claudio Jacobson VLSI Laboratory, Technion, Israel, May 2004

Abstract: MEMS (Micro Electro Mechanical Systems) accelerometers are becoming more and more commonplace as they offer a cheap and compact alternative to traditional accelerometers. One common and inexpensive measuring method is using a capacitive sensing circuit as the sensing element of the accelerometer. The design of such circuits is a highly challenging task due to the nature of MEMS accelerometers, which presents the analog designer with several problems. These include very low values of capacitors that need to be sensed and the large mismatch between them. Also, the typical MEMS sense capacitance is a few hundreds femtofarads, resulting in high sampling (KT/C) noise. A possible solution to these problems is using a sensing circuit based on a fully differential cascode operational amplifier, and using a correlated double sampling (CDS) analog system as well as a very high oversampling rate to reduce the various measurement offsets and noises. The aim of this project was to design, simulate, implement and test this solution. This circuit will be fabricated using the CMOS AMI 1.6 micron technology, and then tested. Typically, this analog circuit will be followed by an on-chip A/D converter, that is beyond the scope of this project. Introduction: Accelerometers are widely used in various applications ranging from navigation systems, monitoring mechanical systems and as an impact sensor for car air bag deployment. The basic idea behind acceleration sensing is to measure the displacement of a proof mass suspended by a spring. This displacement is proportional to the acceleration exerted on the proof mass. The capacitance based accelerometer uses plate capacitors to measure the deviation of the proof mass from its resting position. The mass is suspended by springs between two plates, creating two coupled plate capacitors between the mass and the plates. For a single plate capacitor: ε ε A ε ε A Ctotal =, C =, dc = C l+ dl l C 0 total 0 Using the Taylor expansion for small displacements, dl can can be approximated: 2 l dl = dc εε A where A is the overlapping area of the plates, l is the distance between the plates at

rest, ε and 0 ε r are the electrostatic permittivity of vacuum and the relative permittivity of the insulator used between the plates, respectively. Since all these parameters are known, dl can be calculated if dc is known. Assuming the spring is in its linear region of operation: F dl = K F = ma Thus, the acceleration is: 2 Kdl K l a= = dc m m εε A Where K is the spring constant and m is the mass of the proof mass. It is thus possible to calculate the acceleration from the capacitance changes measured. Challenges: The MEMS accelerometer uses variable MEMS capacitors for the measurement. The capacitors and their springs are implemented on the same silicon die. Therefore, the capacitors are very small, approximately 1 picofarad with a few femtofarads of variable capacitance, and suffer from mismatches and parasitic capacitance. This causes several problems: The measured capacitance is very small, thus the sensitivity of the sensing circuit must be very high. This also causes the circuit to be susceptible to noises due to the small input signal. MEMS fabrication techniques suffer from limited accuracy which results in mismatch between the capacitances to be measured. This mismatch could result either in an offset to the input voltage or a random change in the circuit resolution, requiring software calibration. The measurement circuit should be able to operate at a switching frequency much greater then the maximal input signal frequency, to achieve a high oversampling rate. A high sampling rate eliminates the quantization noise typically introduced by A/D converters, and also assists in digitally attenuating thermal noise after the A/D conversion. Moreover, when the sampling frequency is much higher than the mechanical resonance frequency of the MEMS device, the effect of the measurement on the signal is negligible. Fundamentals of capacitive sensing: The basic capacitive sensing circuit consists of a differential operational amplifier (henceforth designated as op-amp ) with a capacitive negative feedback loop.

Fig 1 Basic Capacity Sensor In the small signal region of operation, the following analysis takes place: i1 = Vin SC2 = Vout SC1 V C A V C out 2 The gain of this circuit is = = in 1 If either C1 or C2 is a variable capacitor, and the other is of a known and fixed size, it is possible to use this circuit to measure capacitance variations. This is done by driving pulses of charge through the circuit, and measuring the charge deposited on a capacitor connected to the output node. Requirements: 8-bit sensing resolution meaning that if the total input range is DV, and the total input attributed noise variance is dv, 256 different input values can be distinguished between at the output of the sensor. This could be mathematically expressed DV log 8 dv as 2. That is, if an A/D converter was connected to the circuit, it would be possible to operate it with 8-bit resolution. 100 KHz sampling rate - In order to achieve the oversampling mentioned eariler. In order for the amplifier to be an operational amplifier, it must have at least 70 db differential gain. Maximal power consumption 50 mw. Implementation: First, a fully differential cascode operational amplifier was studied and implemented. In order to maximize its performance, a small signal model was developed and simulated using Matlab and Mathematica. Using the guidelines attained by these simulations, the amplifier was implemented in Cadence, and further simulated using the Cadence SPICE simulator. The SPICE simulations gives the designer a good estimation of the circuit's performance and behavior. The design was modified until it fulfilled all the requirements.

In order to avoid floating node issues, attenuate correlated noises and eliminate various input and amplifier offsets, a CDS (Correlated Double Sampling) system was studied and implemented. CDS is a technique used to cancel offsets by sampling the signal twice. The input signal to the circuit is modulated in two phases. In the first phase Vin is positive, and in the second, Vin is negative. The offset, however, is the same in both cases. CDS only eliminates offsets that can be expressed as an input error voltage. Fig. 2 A fully differential amplifier with CDS CDS uses four clock phases to sample and integrate the input signal twice. In each sample the input voltage has opposite signs, but the offset voltage has the same polarity. The integration results are then stored on the hold capacitors. Thus, when the results are subtracted at the output, the offsets are canceled out. Once the circuit was designed, simulated and optimized, the schematic had to be transformed into a layout that can be sent to fabrication. Although automatic layout synthesizers exit, the layout they produce is not satisfactory for analog designs. When designing the layout manually, better symmetry can be achieved, leading to lower mismatches. Mismatches between transistors, capacitors or even wires degrade the performance of the circuit and cause offsets. Wire matching is achieved by routing wires to be of the same length and material, while insuring their environment (e.g. electrical boundary conditions) is as similar as possible. Component matching (e.g. Transistors, resistors and capacitors) is achieved by dividing each component into an even number of identical blocks, and using the common centroid technique. That is, if two (or more) components are to be matched, their blocks are placed in a checkerboard like pattern, to achieve symmetry between them. Where applicable, a novel matching technique [7], which promises a great improvement in matching over the common centroid technique, was used.

Conclusions: A capacitive sensing circuit was studied, designed, optimized and implemented. It meets the requirements, and serves an a prototype of a sensor that can be integrated with the MEMS accelerometer on a single chip. A cknowledgments: The authors would like to thank Dr. Claudio Jacobson, Goel Samuel and Sharon Bar- Lev Shefi for their assistance and support. B ibliography: 1. CMOS analog circuit design / Phillip E. Allen, Douglas R. Holberg, 2nd ed., Oxford University Press, 2002 2. A Three-Axis Micromachined Accelerometer with a CMOS Position-Sense Interface and Digital Offset-Trim Electronics / Mark Lemkin and Bernhard E. Boser, IEEE Journal of Solid-State Circuits, Vol. 34, No. 4, Page 456, April, 1999. 3. A Micromachined Fully Differential Lateral Accelerometer / Mark Lemkin and Bernhard E. Boser, IEEE 1996 Custom Integrated Circuits Conference, Page 315. 4. Design and Simulation of A CMOS-MEMS Accelerometer / Gang Zhang, Project Report, Carnegie Mellon University, May 1998. 5. Optimal Vdsat for Folded Cascode Amplifier / Circuit Sage Website. 6. Offset cancellation lecture slides / V. Petkov, Analog integrated circuits course, Berkley university 7. A New Current Mirror Layout Technique for Improved Matching Characteristics / Mao-Feng Lan, Anilkumar Tammineedi, Randall Geiger, Department of Electrical and Computer Engineering, Iowa State University, U.S.A. 8. Analysis of 1/f Noise is CMOS APS / Hui Tian, Abbas El Gamal, Information Systems Laboratory, Stanford University, U.S.A.