Lecture 48 Review of Feedback HW # 4 Erickson Problems Ch. 9 # s 7 &9 and questions in lectures I. Review of Negative Feedback

Similar documents
R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Another Compensator Design Example

Lecture 41 SIMPLE AVERAGING OVER T SW to ACHIEVE LOW FREQUENCY MODELS

Lecture 8 ECEN 4517/5517

Practical Control Design for Power Supplies. Power Seminar 2004/2005

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

LECTURE 40 Introduction to Converter Dynamics A. AC Model Construction 1. Actual Switch mode Non-Linear System 2. Small AC Models by two Analytical

Voltage-Mode Buck Regulators

Homework Assignment 13

Testing and Stabilizing Feedback Loops in Today s Power Supplies

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

Pole, zero and Bode plot

Homework Assignment 13

While the Riso circuit is both simple to implement and design it has a big disadvantage in precision circuits. The voltage drop from Riso is

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

Lecture 4 ECEN 4517/5517

Fixed Frequency Control vs Constant On-Time Control of Step-Down Converters

Microelectronic Circuits II. Ch 9 : Feedback

Design Type III Compensation Network For Voltage Mode Step-down Converters

Practical Testing Techniques For Modern Control Loops

BUCK Converter Control Cookbook

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

ECE317 Homework 7. where

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd

THE K FACTOR: A NEW MATHEMATICAL TOOL FOR STABILITY ANALYSIS AND SYNTHESIS

Final Exam. Anyone caught copying or allowing someone to copy from them will be ejected from the exam.

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Feedback. Operational amplifiers invariably are incorporated within a circuit with negative feedback. Consider the inverting amplifier configuration :

Peak Current Mode Control Stability Analysis & Design. George Kaminski Senior System Application Engineer September 28, 2018

Homework Assignment 03 Solution

CHAPTER 9 FEEDBACK. NTUEE Electronics L.H. Lu 9-1

Lecture 2 Analog circuits. Seeing the light..

Homework Assignment 10

T.J.Moir AUT University Auckland. The Ph ase Lock ed Loop.

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

Testing Power Sources for Stability

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

Core Technology Group Application Note 2 AN-2

Testing Power Factor Correction Circuits For Stability

Homework KCL/KVL Review Bode Plots Active Filters

DESIGN AND ANALYSIS OF FEEDBACK CONTROLLERS FOR A DC BUCK-BOOST CONVERTER

Lecture 8: More on Operational Amplifiers (Op Amps)

FEATURES DESCRIPTION APPLICATIONS PACKAGE REFERENCE

Low Pass Filter Introduction

Homework Assignment 07

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Background (What Do Line and Load Transients Tell Us about a Power Supply?)

Bipolar Emitter-Follower: Output Pin Compensation

Preliminary. Synchronous Buck PWM DC-DC Controller FP6329/A. Features. Description. Applications. Ordering Information.

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

An LDO Primer. Part III: A Review on PSRR and Output Noise

Techcode. 1.6A 32V Synchronous Rectified Step-Down Converte TD1529. General Description. Features. Applications. Package Types DATASHEET

(1) Identify individual entries in a Control Loop Diagram. (2) Sketch Bode Plots by hand (when we could have used a computer

Bode Plots. Hamid Roozbahani

Instrumentation Amplifiers Filters Integrators Differentiators Frequency-Gain Relation Non-Linear Op-Amp Applications DC Imperfections

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

Electric Circuit Theory

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Module 08 Controller Designs: Compensators and PIDs

Friday, 1/27/17 Constraints on A(jω)

Assist Lecturer: Marwa Maki. Active Filters

Advances in Averaged Switch Modeling

Foundations (Part 2.C) - Peak Current Mode PSU Compensator Design

Lab 6: Building a Function Generator

Lab 2: Discrete BJT Op-Amps (Part I)

Chapter 10: The Operational Amplifiers

Thursday, 1/23/19 Automatic Gain Control As previously shown, 1 0 is a nonlinear system that produces a limit cycle with a distorted sinusoid for

EM5301. Pin Assignment

Kent Bertilsson Muhammad Amir Yousaf

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

Operational Amplifiers

BSNL TTA Question Paper Control Systems Specialization 2007

ECE317 : Feedback and Control

UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS

ECE4902 Lab 5 Simulation. Simulation. Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation

Course Outline. Time vs. Freq. Domain Analysis. Frequency Response. Amme 3500 : System Dynamics & Control. Design via Frequency Response

ME 375 System Modeling and Analysis

ITT Technical Institute ET245 Devices II Unit 5 Chapter

PHYSICS 330 LAB Operational Amplifier Frequency Response

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press

Andrea Zanchettin Automatic Control 1 AUTOMATIC CONTROL. Andrea M. Zanchettin, PhD Winter Semester, Linear control systems design Part 1

PHYS 536 The Golden Rules of Op Amps. Characteristics of an Ideal Op Amp

ANNA UNIVERSITY :: CHENNAI MODEL QUESTION PAPER(V-SEMESTER) B.E. ELECTRONICS AND COMMUNICATION ENGINEERING EC334 - CONTROL SYSTEMS

Module 4 Unit 4 Feedback in Amplifiers

Lab 10: Oscillators (version 1.1)

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

James Lunsford HW2 2/7/2017 ECEN 607

Christophe Basso Technical Fellow IEEE Senior Member

UNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

Feedback (and control) systems

EES42042 Fundamental of Control Systems Bode Plots

Operational Amplifier BME 360 Lecture Notes Ying Sun

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

Bode plot, named after Hendrik Wade Bode, is usually a combination of a Bode magnitude plot and Bode phase plot:

SAR (successive-approximation-register) ADCs

Current Mode PWM Controller

Lecture 2 Analog circuits. Seeing the light..

Op-Amp Simulation Part II

Transcription:

Lecture 48 Review of Feedback HW # 4 Erickson Problems Ch. 9 # s 7 &9 and questions in lectures I. Review of Negative Feedback A. General. Overview 2. Summary of Advantages 3. Disadvantages B. Buck Converter Example. Open Loop Transfer Function a. G vd (s) = V o (s)/ d(s) $ b. G vg (s) = V o (s)/v g (s) c. Z o (s) 2. Closed Loop Around V o & d a. Loop Gain T(s) V V V V out ref out g CL CL 3. T(s), = H T vg = G (s) [ ] o + T, Z = CL + T(s) Zo + T T(s) + T(s) and + T(s) a. T(s) from Laplace Transform b. T(f) vs f in db units c. T + T from T via Algebra on graph

d. graph e. + T V V plots from T via Algebra on G out vd by Algebra or g + T(s) CL graph 4. Basic Feedback via Pbm 9.2 2

Lecture 48 Review of Feedback 3 I. Review of Negative Feedback A. General Issues. Overview We have a switch mode converter, which we wish to stabilize from load and input changes by employing feedback to maintain the output level to a pre-established level. To implement this feedback we need to sense the output and compare it to a reference value to provide a difference signal, which drives the pulse width modulator to provide the proper value of duty cycle to drive the difference to zero. This is shown on the top of page 4. Note also the use of a compensator-box, which is employed to tailor the open loop response so that when feedback is used to reduce the effect of sudden load and input changes, no oscillation occurs. This use of feedback is artful because the power supply response is slow and if the feedback acts too fast the system may oscillate. The art is to tailor the response of the error amplifier, via the compensator-box components.

4 Later we will represent each box above by a transfer function, which will both amplitude and phase plots versus frequency called Bode plots. The Bode plot employs logarithms so that when we have a tandem series of transfer functions the combined response is just the sum of the individual Bode responses. In block diagram form we would have a feedback system as shown below. The block diagram has three components inside the dashed line box on the right. Note that both line voltage variations and load current variations lie outside the feedback loop. Duty cycle variations lie within the voltage feedback loop. We can derive a

solution to the block diagram output voltage that includes contributions from V G, I load and Z out as shown below. 5 Each of block components determines T(s). While we can easily identify the LOOP GAIN, T(s), for the converter system, we now ask how does it respond to disturbances? And how does feedback on the converter vary as the magnitude of T(s) varies with frequency? Are all frequencies the same for feedback? We have to insure that T(s) is large at frequencies of interest. This is most readily accomplished by employing a high(<0 3 ) gain operational amplifier in the feedback loop. Since line frequencies

are around 50-0 Hertz and harmonics the DC gain is the determining factor to reduce line frequency variations. What about changes in the output due to load current variations? 6 Here we want T(s) to be large at high frequencies, not just at DC. This insures that the high frequency output impedance with feedback is much less that the open loop output impedance. What about the closed loop reference voltage to output voltage transfer function? In short Z OUT varies with loop gain. That is the output of the converter is some fixed ratio of the reference voltage, if T(s) is LARGE. We can insure this from DC

7 to high frequency by tailoring loop gain T(s). A typical T(s) and its amplitude Bode plot versus frequency is shown in the middle of page 7. All the benefits of feedback only occur when T(s) is LARGE. Since T(s)= H(s) G C (s) G VD (s) /V M. We normally rely on a large value of H(s) from the sensor gain block, which often includes an operational amplifier and a compensation network to tailor the loop gain. The H(s) block is in the low power portion of the loop and easy to work with. H(s) often possesses several isolated poles and several isolated zeros. The G VD (s) block is the control duty cycle to output voltage transfer function and usually possesses two poles at the same frequency,ω P. All togeather the loop gain would contain three poles and one zero as shown below If H(s) had but one pole and one zero. When the loop gain goes to unity all the benefits of feedback are lost. This has implications as discussed below.

8 It also has effects on how the feedback loop effects the line voltage and output current disturbances. 2. Summary of Feedback Advantages Vo 0 V = A L in β 0 + A L β. Advantages V o variations due to A 0L variations are eliminated V o variations due to L, R & C tolerances are reduced for elements inside A 0L V o changes due to power supply variations are reduced

by + A0 L β Z o reduced by + A 0L β therefore I o variations, less V o Z in increased by + A 0L β V o changes due to switch changes over time and temp. 3. Feedback Oscillation and Compensation After we close the feedback loop, sometimes, oscillation/instability occurs for frequencies where Aβ = < 80 o or NEARBY this condition. To be safe from undesired oscillation the rule of thumb we will develop later will be: If Aβ = we require <Aβ be 76 o from 80 o. To achieve the proper phase shift at unity gain for T(s), we employ a f compensation element inside the feedback loop. This is only a nominal additional expense - it can be done in low power sections. vref reference input error signal ve(t) compensator outside the closed loop vc pulse-width modulator vg(t) iload(t) d(t) switching converter v(t)=f(vg, iload, d) disturbances control input v(t) 9 sensor gain The COMPENSATOR box will contain four possible transfer functions listed in the table below to tailor the LOOP GAIN to achieve both load regulation and transient response. Clearly to achieve both goals, pole-zero combinations are best.

The subject of closed loop stability will be given in detail in Lecture 49, but below we briefly outline the major issues in anticipation. We define phase margin, gain margin and excess phase in the figure below, which contains both amplitude and 0 phase plots of the OPEN LOOP gain, T(s). Changes in gain, G, and changes in phase φ along a gain slope are shown for a 20 db per decade slope in the figure below. We will often have to be quantitative about gain and phase changes as we move along gain slopes from one frequency to another. In particular we will add COMPENSATION to the open loop gain via the compensation block to get the proper amplitude and phase plots in order to achieve the two goals of feedback both improved load regulation and improved transient response. This is artful, as we must trade one benefit off against another.

Remember that the compensation box is in series in the loop gain so it is able to modify and tailor both the amplitude and phase responses of T(s) individually. Phase shifts generally kick in at /0 the break frequencies for amplitude changes and persist till 0 times the break frequency for amplitude changes. To quantify both phase differences and amplitude differences at changing frequencies in compensation networks we show two rules of thumb below. -20 db gain slopes have:. G(f 2 -f ) =20 log (f 2 /f ) 2. φ(f 2 -f ) =tan (f 2/ f ) -40 db gain slopes have:. G(f 2 -f ) =40 log (f 2 /f ) 2. φ(f 2 -f ) = 2 tan (f 2/ f ) What a proper amplitude and phase plot for the open loop gain to achieve both improved load regulation and improved transient response will be given later in Lecture 49.

SHOW for HW # 4 that the four op amp circuits below provide the following: (a) a single pole filter, (b) a single pole with gain limiting for achieving both flat high and low frequency response, (c) a single pole/zero combination and (d) a two pole/two zero combination. Draw both the gain and phase plots for all four circuits indicating the location of all poles and zeros. Use you junior electronics to solve each op amp circuit. 2

B. Buck Converter Example 3 ^ vg(s). Open Loop: Three independent inputs: d, $ $V g, $ i liter e(s)d(s) ^ ^ j(s)d(s). : M(D). Le C + v(s) ^ - R ^iload(s) vg(t) iload(t) d(t) Open loop relations $V G (s) d(s) + G (s) V (s) - Z i (s) out vd vg g o l v(s) $ $ d(s) v = 0i = 0 Open loop conditions switching converter v(t)=f(vg, iload, d) disturbances control input g l v(t) v(s) $ v (s) g d $ = 0i = 0 l v(s) $ V o is also dependent on frequency of input variation i l v = 0d$ = 0 g 2. Closed Feedback Loop around V o & V ref Compare V o to V ref to drive the duty cycle to drive V o V ref Duty cycle control is the old way. Modern converters use the current programmed mode described in chapter of Erickson in addition to the voltage feedback loop. Still we start here, with a simple voltage feedback loop. The system is as shown below: Open loop w.r.t. i load and V g

^ iload(s) load current winding 4 vg(s) ^ ac line variation Gvg(s) Zout(s) vref(s) ^ reference input ve(s) ^ error signal Gc(s) vc(s) ^ /Vm d(s) ^ Gvd(s) converter power stage v(s) ^ output voltage variation H(s)v(s) ^ H(s) sensor gain Closed loop w.r.t. (V o, V ref ) via d $ control and the pulse width modulator loop, ultimately V g, V ref and i load will cause V out variation. In the closed feedback loop we find: T loop gain = H Gc G vd VD = T(f) varies with frequency Now Inside Loop Outside Loop ref vg o $V out = V $ T g out H + T + V $ G (s) + T - Z i + T If +T is 000 for frequencies around the mains, then Vo is reduced by 000 by the application of feedback V g say 2V 2nd harmonic @20Hz on V g only causes 2 mv change in V o with the loop closed. Vo is also reduced by 000 Z o with feedback is iout effectively 000 times smaller, when we achieve T= 000 over a limited frequency range.

$V out = For stable output use(frequency/temperature) $V ref H compensated resistors etc. 0.% resistor is only 50 cents 3. Frequency Response of the Feedback Loop There are three parts: Loop Gain T(s), T(s) / + T(s) & + T(s) a. Consider only T(s) with three Poles and One Zero T o + S/ Wz T(s) = s + [ ] QW + ( s W ) 2 + s/ Wp 2 p p Use low Q approximation to solve for well separated poles or quadratic equation for close roots. If in cubic form just employ a root solver - like on a HP 48 calculator, to get all three poles. b. Draw Amplitude of T(s) in db vs frequency: T(f) Use log-log plots, then express all amplitudes in db. We can from pole and zero locations draw both T and T/+T by hand to a first approximation. c. T/+T comes easily from T via Algebra on graph 5

T T large: or 0" db + T T T small: T + T Easier to do on graph than using algebra! Asymptote with a double pole will have a Q peak as we saw on page 7. This Q peak will have no effect on T/+T plots since when T is very large T/+T anyway. However this G vg Q peaking of T(s) will effect other plots such as + T, Zo + T as we will see below. d. Consider how to plot /+T from T 6 To fp Easy to plot /T from T 40 db/dec 20 db/dec fz fp2 40 db/dec -To T large: T small: 40 db/dec + T + T fp fz fp2 Algebra on a graph for /+T T

Next we include the Q peaking of T(s) in T and / (+T) 7 Given plots versus frequency lets see its effect on a + T typical open loop G VG (s) factor when we close a feedback loop around G VG (s). The closed loop converter characteristics are found in a three-step process. First plot the /(+T) characteristic versus frequency, from known T versus frequency plots by algebra on the graph. Next plot the open loop G VG (f) characteristics, which have a simple double pole at the same frequency break point. Finally combine the product of the two terms togeather by algebra on the graph. From DC to the location of the double pole the product is just G VG divided by /(+T). Since above the double pole location,f P, G VG falls at 40 db per decade while /(+T) rises at 40 db per decade the product is constant. When the zero at f Z kick s in in /( +T) the product falls off at 20 db per decade all the way to the crossover frequency of G VG when the product is in the

negative db region. See plots below. 8 /(+T) Gvg vg fc 20 db/dec fsw 40 db/dec above fc /(+T) assume a simple souble pole Gvg(s) with no zero's f -40 db/dec fp fz fsw f Gvg/(+T) 20 Hz Vg reduced by /(+T) -20 db/dec fp Below f=f c feedback works: fc Above f c no F.B. f [G vg ] cl is down : effect on G vg 4. Let s next consider a simple example. Basic feedback conditions are shown in a complex system such as that of Pbm. 9.2 from Erickson. See page 9

9 a. V(error) should ideally be zero! G c (f=0) b. Vout T(s) = Vref H(s) + T(s) H(s) for T ref V out = V H(s) = 3 / 5 = 5V c. V 2 out =? n:n n:n 2 V = 5V with 64:3 Trf all else the same for 64: V 2 = /3 V = 5V