MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

Similar documents
MEDIA RELEASE FOR IMMEDIATE RELEASE. 8 November 2017

CITATION OF PRESIDENT S SCIENCE AND TECHNOLOGY MEDAL 2012 WINNER

MEDIA RELEASE INSTITUTE OF MICROELECTRONICS KICKS OFF COPPER WIRE BONDING CONSORTIUM II TO TACKLE COPPER INTERCONNECTS RELIABILITY ISSUES

JOINT NEWS RELEASE. Partnership with Fujikura in photonic crystal CDC device

A*STAR REDEPLOYS DATA STORAGE INSTITUTE S RENOWNED CAPABILITIES IN ALIGNMENT WITH NATIONAL RESEARCH AND INNOVATION STRATEGIES

15 APRIL 2015 A*STAR S IME SMART DEVICES. capabilities. Semiconductors, Technologies, multi-functional. Page 1 of

Fujitsu, SMU, and A*STAR collaborate on traffic management technologies with the Maritime and Port Authority of Singapore

MEDIA RELEASE EMBARGOED UNTIL 23 JULY 2014, 1045H (SST) 23 July 2014

MEDIA RELEASE. 23 July 2014

Singapore-Finland Partnership to Develop Technology Capabilities for Manufacturing Factories of the Future

MEDIA RELEASE FOR IMMEDIATE RELEASE 4 JUNE 2014

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER

The SEMATECH Model: Potential Applications to PV

Triple i - The key to your success

Guidelines to Promote National Integrated Circuit Industry Development : Unofficial Translation

NEW PUBLIC PRIVATE COLLABORATION AIMS TO DEVELOP MORE EFFICIENT AND ECO-FRIENDLY SHIPS

SiP packaging technology of intelligent sensor module. Tony li

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Silicon Photonics for Mid-Board Optical Modules Marc Epitaux

Enabling ICT for. development

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

A*STAR S I 2 R UNVEILS 2 R (REsearch And Commercialisation Hub) TO BOOST DEEPER INTEGRATION WITH INDUSTRY

Long-wavelength VCSELs ready to benefit 40/100-GbE modules

New Wave SiP solution for Power

Framework Programme 7

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

Information & Communication Technologies

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

G450C. Global 450mm Consortium at CNSE. Michael Liehr, General Manager G450C, Vice President for Research

The Future of Packaging ~ Advanced System Integration

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Tailor-made R&D Services: Our Areas of Application

Specialization in Microelectronics. Wang Qijie Nanyang Assistant Professor in EEE March 8, 2013

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging

Research Strategy of Tampere University Community

MILAN DECLARATION Joining Forces for Investment in the Future of Europe

Index. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.

Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow

Integrated electro-optical waveguide based devices with liquid crystals on a silicon backplane

Conclusions on the future of information and communication technologies research, innovation and infrastructures

Shared Investment. Shared Success. ReMAP Call for Proposals by Expression of Interest

NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL

Shandong Government Suggestions on Implementing New Document 4 to Speed up IC Industry Development

Innovative Business Incubation Foster the Growth of Technology

Canada s National Design Network. Community Research Innovation Opportunity

Research Centers. MTL ANNUAL RESEARCH REPORT 2016 Research Centers 147

RIE2020 AME Strategy. May 2016

WFEO STANDING COMMITTEE ON ENGINEERING FOR INNOVATIVE TECHNOLOGY (WFEO-CEIT) STRATEGIC PLAN ( )

CREST Cluster Focus & Projects. 23rd February 2015

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

FP7 ICT Work Programme

Reducing MEMS product development and commercialization time

Technological Innovation : Open Innovation

Compound Semiconductor Center

The Center for Emerging and Innovative Sciences University of Rochester September 5, 2013

Proposing a European Partnership in HORIZON EUROPE

DIGITAL FINLAND FRAMEWORK FRAMEWORK FOR TURNING DIGITAL TRANSFORMATION TO SOLUTIONS TO GRAND CHALLENGES

TSI, or through-silicon insulation, is the

SiTime SIT8002AC-13-18E50 One Time Programmable Oscillator

Si photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna

Horizon Work Programme Leadership in enabling and industrial technologies - Introduction

SUNY Poly in a New Era

InvenSense IDG-300 Dual-Axis Angular Rate Gyroscope Sensor

Scientific Highlights 2016

Singapore. services or. For more than. advancing. entrepreneurial such. molecule active. helped to. Page 1 of

COMMUNICATION ENGINEERING RESEARCH AREA

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

THIS IS INNOVATION Compound Semiconductors

Catapult Network Summary

Fraunhofer IZM - ASSID

Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging

Application Interest Group (AIG) Process Overview. Dr. Robert C. Pfahl Director of Roadmapping

Direct printing tools for flexible hybrid electronics assembly. David Grierson, Ph.D. President & CTO of systemech, LLC

Inclusively Creative

Thermal Management in the 3D-SiP World of the Future

From vision to growth: Role of research in building world-class excellence in future added value electronics

FP7 Funding Opportunities for the ICT Industry


Consortium Capabilities

About NEC. Co-creation. Highlights for social value creation. Telecommunications. Safety. Internet of Things. AI/Big Data.

Intergovernmental Group of Experts on E-Commerce and the Digital Economy First session. 4-6 October 2017 Geneva. Statement by SINGAPORE

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

DIGITAL NATION APPLIED SEPTEMBER 2018

A Presentation to the National Academies July 29, Larry W. Sumney President/CEO Semiconductor Research Corporation1

IHP Innovations for High Performance Microelectronics

On-chip interrogation of a silicon-on-insulator microring resonator based ethanol vapor sensor with an arrayed waveguide grating (AWG) spectrometer

TRIUMF ACCELERATING CANADIAN BUSINESS THROUGH SCIENCE AND INNOVATION Pre-Budget Consultation

Public. Introduction to ASML. Ron Kool. SVP Corporate Strategy and Marketing. March-2015 Veldhoven

Technology & Manufacturing

Fiber-optic transceivers for multi-gigabit interconnects in space systems

Feature-level Compensation & Control

A*STAR Unveils Singapore s First Social Robots at Robocup2010

Commercialisation of Innovation-Led Research

NTU RECIPIENTS OF NRF S PROOF OF CONCEPT SCHEME GRANTS. 1. A Semantics-Based and Service-Oriented Framework for the Virtualisation of Sensor Networks

Si and InP Integration in the HELIOS project

Wafer-Level Vacuum-Packaged Piezoelectric Energy Harvesters Utilizing Two-Step Three-Wafer Bonding

Transcription:

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS DATA TRANSFER TECHNOLOGIES Innovative capabilities developed will lead to higher power efficiency and lower costs for MEMS and silicon photonics devices Singapore A*STAR s Institute of Microelectronics (IME) has launched two consortia on advanced packaging, the Silicon Photonics Packaging consortium (Phase II) and the MEMS Wafer Level Chip Scale Packaging (WLCSP) consortium. They will develop novel solutions in the heterogeneous integration of micro-electromechanical systems (MEMS) and silicon photonics devices, which will boost overall performance and drive down production costs. The new consortia will leverage on IME s expertise in MEMS design, fabrication, wafer level packaging process, as well as silicon photonics packaging modules and processes. The proliferation of the Internet of Things (IoT) is driving the rapid growth of diversified technologies which are key enablers in major application domains such as smart phones, tablets, wearable technology; and network infrastructures that support wireless communications. However, this trend requires the complex integration of non-digital functions of More-than-Moore technologies such as MEMS with digital components into compact systems that have a smaller form factor, higher power efficiency and cost less. The onset of big data, cloud computing and high speed broadband wireless communications also calls for novel use of silicon photonics. Silicon photonics are a critical enabler of high density interconnects and high bandwidth, to meet high optical network requirements cost-effectively. In the previous Silicon Photonics Packaging Consortium (Phase I), IME and its industry partners developed new capabilities in necessary device library and associated tool boxes to enable the integration of low profile lateral fibre Page 1 of 7

assembly, laser diode and photonics devices. By employing a laser welding technique, the consortium demonstrated a fiber-chip-fiber loss of less than 8 decibel (db) with less than 1.5dB excess packaging loss. These capabilities enabled integrated silicon photonic circuits to provide higher data rates at lower cost and power consumption. For details, please refer to Annex A. Building on these achievements, the Silicon Photonics Packaging Consortium (Phase II) will develop a broad spectrum of silicon photonics packaging methodology. The consortium will further develop low loss silicon coupling modules, and provide a series of packaging solutions for laser diode integration. It will also focus on developing accurate thermal models, as well as improve overall module thermal management, reliability and radio-frequency (RF) performance to meet very high data bandwidth demand. All these new developments will lead to a more integrated packaging solution which promises better assembly margins and lower module costs. IME s MEMS WLCSP Consortium has also been established to develop a costeffective integration packaging platform for capped MEMS and complementary metal-oxide semiconductor (CMOS) devices. This platform could be used for any MEMS devices with cavity-capping such as timing devices, inertial sensors, and RF MEMS packaging. Conventional chip stacking that relies on a through-silicon via (TSV) and wire bonding on substrate method will usually result in high costs and large form factor. The consortium aims to lower production costs and achieve smaller footprint by developing a TSV-free over-mold wafer level packaging solution for MEMS-capped wafer using a novel metal deposited silicon pillar and wire bonding as a through mold interconnects. The consortium aims to reduce form factor of integrated MEMS and CMOS devices by approximately 20 per cent, and lower manufacturing costs by approximately 15 per cent. These cost-effective packaging solutions are also expected to produce better electrical and reliability performance. These consortia partnerships play a critical role in developing innovative solutions to meet emerging market demands. Through these collaborations, we will elevate our capabilities from developing MEMS and silicon photonics devices to developing advanced solutions in heterogeneous integration. The capabilities developed will enable our industry partners to capture new growth opportunities in the IoT space and accelerate market adoption of cost-effective technologies, said Prof. Dim-Lee Kwong, Executive Director of IME. Silicon photonics packaging is a crucial technology for the commercialisation of silicon photonic devices. The partnership generated remarkable results in the Silicon Photonics Packaging Consortium Phase I, and we are pleased to continue with the second phase, which will expand the application of silicon Page 2 of 7

photonics with innovative approaches in terms of LD integration and RF performance. Through this consortium, Fujikura will accelerate the development of compact and cost-effective optical communications for diverse markets, said Mr. Kenji Nishide, Executive Officer, General Manager, Advanced Technology Laboratory, Fujikura Ltd. Currently, it is anticipated that the demand for sensors will grow from billions to trillions by 2050. This demand is being driven by the emergence of sensor based smart systems fusing computing, connectivity and sensing in the context of the Internet of Things. IME s packaging consortia partnership will allow us to identify and develop MEMS packaging innovative solutions in order to scale up for the Internet of Things, said Mr. Mo Maghsoudnia, Vice President of Technology and Worldwide Manufacturing of InvenSense. Mr. Shim Il Kwon, Chief Technology Officer, STATS ChipPAC said, As the number of MEMS devices in emerging IoT applications continues to grow, semiconductor packaging will have a significant impact on the performance, size and cost targets that can be achieved. By collaborating with our partners in the consortia, we will be able to help drive the cost effective integration of MEMS and ASICs in high performance, high yield WLCSP solutions for IoT products. For information on the industry members of these consortia, please refer to Annexes B and C respectively. Enclosed: ANNEX A Silicon Photonics Consortium (Phase I) Achievements ANNEX B Industry Members of the Silicon Photonics Packaging Consortium (Phase II) ANNEX C Industry Members of the MEMS WLCSP Consortium For media queries and clarifications, please contact: Lynn Hong Senior Officer, Corporate Communications Agency for Science, Technology and Research Tel: +65 6419 6597 Email: hongxl@scei.a-star.edu.sg Page 3 of 7

About the A*STAR Institute of Microelectronics (IME) The Institute of Microelectronics (IME) is a research institute of the Science and Engineering Research Council of the Agency for Science, Technology and Research (A*STAR). Positioned to bridge the R&D between academia and industry, A*STAR IME's mission is to add value to Singapore's semiconductor industry by developing strategic competencies, innovative technologies and intellectual property; enabling enterprises to be technologically competitive; and cultivating a technology talent pool to inject new knowledge to the industry. Its key research areas are in integrated circuits design, advanced packaging, bioelectronics and medical devices, MEMS, nanoelectronics, and photonics. For more information on IME, please visit www.ime.a-star.edu.sg. About the Agency for Science, Technology and Research (A*STAR) The Agency for Science, Technology and Research (A*STAR) is Singapore's lead public sector agency that spearheads economic oriented research to advance scientific discovery and develop innovative technology. Through open innovation, we collaborate with our partners in both the public and private sectors to benefit society. As a Science and Technology Organisation, A*STAR bridges the gap between academia and industry. Our research creates economic growth and jobs for Singapore, and enhances lives by contributing to societal benefits such as improving outcomes in healthcare, urban living, and sustainability. We play a key role in nurturing and developing a diversity of talent and leaders in our Agency and Research Institutes, the wider research community and industry. A*STAR oversees 18 biomedical sciences and physical sciences and engineering research entities primarily located in Biopolis and Fusionopolis. For more information on A*STAR, please visit www.a-star.edu.sg. Page 4 of 7

ANNEX A SILICON PHOTONICS CONSORTIUM (PHASE I) ACHIEVEMENTS Silicon grating coupler: 2D grating to achieve polarisation diversity performance; Grating coupler with silicon overlay to reduce the coupling loss (<2.6 db) on 220- nanometer (nm)-thick Silicon on Insulator (SOI) Precision fiber groove formation Lateral fiber assembly using laser welding technique: Fiber-to-fiber loss <8 db, Excess loss <1.5 db Page 5 of 7

ANNEX B INDUSTRY MEMBERS OF THE SILICON PHOTONICS PACKAGING CONSORTIUM (PHASE II): Accelink Technologies Co., Ltd. Corning Incorporated Fujikura Ltd. Fraunhofer Heinrich Hertz Institute NTT A High Speed Electronics Provider Page 6 of 7

ANNEX C INDUSTRY MEMBERS OF THE MEMS WLCSP CONSORTIUM: Delta Electronics, Inc. InvenSense Inc. Standing Egg Inc. STATS ChipPAC Limited ULVAC, Inc. Page 7 of 7