V o. ECE2280 Homework #1 Fall Use: ignore r o, V BE =0.7, β=100 V I = sin(20t) For DC analysis, assume that the capacitors are open

Similar documents
EE105 Fall 2015 Microelectronic Devices and Circuits

Building Blocks of Integrated-Circuit Amplifiers

Homework Assignment 12

Building Blocks of Integrated-Circuit Amplifiers

Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Common-Source Amplifiers

BJT Amplifier. Superposition principle (linear amplifier)

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

Common-source Amplifiers

SKEL 4283 Analog CMOS IC Design Current Mirrors

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

Solid State Devices & Circuits. 18. Advanced Techniques

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

QUESTION BANK for Analog Electronics 4EC111 *

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

5.25Chapter V Problem Set

ECE 546 Lecture 12 Integrated Circuits

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Course Outline. 4. Chapter 5: MOS Field Effect Transistors (MOSFET) 5. Chapter 6: Bipolar Junction Transistors (BJT)

Multistage Amplifiers

MOSFET Amplifier Design

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Electronics I ELEC 311/1 BB. Final August 14, hours 6

ECE315 / ECE515 Lecture 8 Date:

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

Analog Integrated Circuit Design Exercise 1

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers

Experiment #7: Designing and Measuring a Common-Emitter Amplifier

I D1 I D2 V X D 1 D 2 EE 330. Homework Assignment 6 Spring 2017 (Due Friday Feb 17)

SAMPLE FINAL EXAMINATION FALL TERM

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Microelectronic Devices and Circuits- EECS105 Final Exam

Experiment #8: Designing and Measuring a Common-Collector Amplifier

UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A

ES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)

Chapter 4 Single-stage MOS amplifiers

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

55:041 Electronic Circuits

University of Michigan EECS 311: Electronic Circuits Fall Final Exam 12/12/2008

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

MICROELECTRONIC CIRCUIT DESIGN Third Edition

CMOS Cascode Transconductance Amplifier

COMPARISON OF THE MOSFET AND THE BJT:

F7 Transistor Amplifiers

Unit 3: Integrated-circuit amplifiers (contd.)

Homework Assignment 07

Amplifiers Frequency Response Examples

INTRODUCTION TO ELECTRONICS EHB 222E

Homework Assignment 07

Electronics EECE2412 Spring 2018 Exam #2

BJT Characteristics & Common Emitter Transistor Amplifier

Improving Amplifier Voltage Gain

Advanced Operational Amplifiers

Amplifier Design Using an Active Load

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)

Session 2 MOS Transistor for RF Circuits

Chapter 12 Opertational Amplifier Circuits

Frequency Response of Common Emitter Amplifier

CS and CE amplifiers with loads:

2. Introduction to MOS Amplifiers: Transfer Function Biasing & Small-Signal-Model Concepts

Chapter 8 Differential and Multistage Amplifiers

EE 330 Lecture 26. Amplifier Biasing (precursor) Two-Port Amplifier Model

Week 12: Output Stages, Frequency Response

Lecture 27: MOSFET Circuits at DC.

ECE 255, Discrete-Circuit Amplifiers

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Electronics EECE2412 Spring 2017 Exam #2

Gechstudentszone.wordpress.com

Lecture 16: Small Signal Amplifiers

The Miller Approximation. CE Frequency Response. The exact analysis is worked out on pp of H&S.

Başkent University Department of Electrical and Electronics Engineering EEM 214 Electronics I Experiment 9

Design and Simulation of Low Voltage Operational Amplifier

55:041 Electronic Circuits


6.012 Microelectronic Devices and Circuits

Lecture 34: MOSFET Common Gate Amplifier.

EE105 Fall 2015 Microelectronic Devices and Circuits

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers

Example #6 1. An amplifier with a nominal gain

Current Mirrors & Current steering Circuits:

Lab Project EE348L. Spring 2005

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK

Code: 9A Answer any FIVE questions All questions carry equal marks *****

1. The fundamental current mirror with MOS transistors

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Midterm 2 Exam. Max: 90 Points

Electronic Circuits EE359A

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

EE 230 Fall 2006 Experiment 11. Small Signal Linear Operation of Nonlinear Devices

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

4.5 Biasing in MOS Amplifier Circuits

Transcription:

ECE2280 Homework #1 Fall 2011 1. Use: ignore r o, V BE =0.7, β=100 V I = 200.001sin(20t) For DC analysis, assume that the capacitors are open (a) Solve for the DC currents: a. I B b. I E c. I C (b) Solve for the DC voltages: a. V B b. V E c. V o V I 1m Vx 0-1mA C3 100m I1 4kΩ 4kΩ 2k 16V I B 6kΩ 10k I C V o V Q1 B 2V I E 8V 10V 100Ω C4 100m Q2N3904 V E 6.7V 900 100Ω 100 1k (c) Prove or disprove the region of operation you assumed to solve for your answers in (a) and (b)? 4kΩ 6V R out 1

2. Use: ignore r o, V BE =0.7, β=100 V I = 50.001sin(500t) r π1 =2, 000 g m2 =50mA/V, and I B2 =12.5µA V sig For the following hybrid-π equivalent circuit below, find the following values: (a) R in (input resistance ignore only the input source, Vsig and include all resistors at the base) (b) R out (output resistance-include all resistors at the collector{no load is connected}) Vo (c) midband gain, Vsig 2k 3kΩ 2kΩ ~ Rin 100Ω 2kΩ V π1 - r π1 g m1 V π1 V π2 - r π2 g m2 V π2 6kΩ Vo 1kΩ 4kΩ 4kΩ 3kΩ R out 2

3. For the circuit shown below, draw the AC small-signal equivalent circuit(use hybrid-π or model T). Make sure that everything is labeled in terms of the transistor number. (e.g. g m1, v π2, etc.). Include r o for all transistors. v sig =0.001sin(10t) AC. Assume all capacitors are shorted. 15V R 4 v sig R 6-15V 3

4. Use: V t =2V k n (W/L)=4mA/V 2 λ=0 V I = 100.002sin(20t) For DC analysis, assume that the capacitors act as open (d) Solve for the DC currents: a. I 1 b. I D c. I S (e) Solve for the DC voltages: a. V G b. V S c. V o (f) Verify that the transistor is saturated. (g) State the DC bias point. ~ C 3 1m V I (h) Assuming that the transistor amplification Vo/V I = -7V/V. What is the total (AC and DC) instantaneous output for Vo (V I value stated above). R in 2k 2k 4V V G I 1 I S I D V o 9V 3k NMOS V S 500Ω 1.7V 500Ω C 4 100m R out 1k 4

5. Use: V t =2V k n (W/L)=3mA/V 2 V sig is an AC source Transistor 1 has DC values: V GS =4V, I D =6mA Transistor 2 has DC values: V GS =5.3V, I D =16.7mA λ=0 (for all transistors) For the following hybrid-π equivalent circuit, find the following values: (a) R in (input resistance ignore the input source, Vsig) (b) R out (output resistance-ignore R L {no load is connected}) Vo (c) midband gain, Vsig 3MΩ 2kΩ v sig ~ v 2MΩ gs1 1kΩ gm1v gs1 1kΩ v gs2 gm2v gs2 V o R in 1kΩ R L = 1kΩ R out 5

6

6. For the circuit shown below, draw the AC small-signal equivalent circuit(use hybrid-π or model T). Make sure that everything is labeled in terms of the transistor number. (e.g. g m1, v gs2, etc.). λ=0 for all transistors. v sig =0.005sin(20t) AC. Assume all capacitors are closed for the AC circuit. 15V 10V R 3 1mA R 8 V sig ~ C 3 100m R1 R 6 R 2 1V NMOS M 1 R 7 NMOS M 2 R 9 R 4 5V R 10 C 1 10m R 5-15V 7

7 (a) Design the cascode amplifier with 2 PMOS transistors for the current source(as shown in class or Fig. 7.11) at a current of 0.1mA with all devices operating at Vov =0.25V. All devices have V A =4V. Find g m1, the output resistance of the amplifier, Ron, the output resistance of the current source, Rop, the overall output resistance, Rout, and the voltage gain, Av. (b) Use the same circuit with the following DC voltages: V In =0.8V, V G2 =1.2V, V G3 =1.3V, V G4 =1.7V, and V DD =2.5V. If all devices are matched, that is k n1 = k n2 = k p3 = k p4, and have equal V t =0.5V, what is the overdrive voltage at which the four transistors are operating(note this is different from part (a))? What is the allowable voltage range at the output? (a) (b) 8

8. Design the cascode amplifier that utilizes 2 PMOS transistors for the current source to have the following specifications: g m1 =2mA/V, and Av=-200V/V. Assume that the available fabrication process has V A=5V/µm for both NMOS and PMOS devices and that µ n C ox = 4µ p C ox =400µA/V 2. Use the same channel length L for all devices and operate all four devices at Vov =0.2V. Determine the required channel length L, the bias current I, and the W/L ratio for each of four transistors. Assume that suitable bias voltages have been chosen, and neglect the Early effect in determining the W/L ratios. 9

9. A cascode current source formed of two pnp transistors for which β=50 and VA=5V supplies a current of 0.5mA. What is the output resistance? 10. The figures below show four possible realizations of the folded cascode amplifier. Assume that the BJTs have β=100 and that both the BJTs and the MOSFETs have V A =5V. Let I=100µA, and assume that the MOSFETs are operating at V OV =0.2V. Assume the current sources are ideal. For each circuit determine, Rin, Rout, and the gain Vo/V I. Comment on your results. (a) 10

(b) (c) (d) 11