Lecture 1: Introduction to Digital System Design & Co-Design

Similar documents
Digital Systems Design

Lecture 2: Embedded Systems: An Introduction

Hardware-Software Codesign. 0. Organization

Lecture 1. Tinoosh Mohsenin

Computer Aided Design of Electronics

Overview of Design Methodology. A Few Points Before We Start 11/4/2012. All About Handling The Complexity. Lecture 1. Put things into perspective

Hardware-Software Co-Design Cosynthesis and Partitioning

Datorstödd Elektronikkonstruktion

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

Lecture 1: Digital Systems and VLSI

Chapter 1 Introduction

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Introduction to co-simulation. What is HW-SW co-simulation?

CS 6135 VLSI Physical Design Automation Fall 2003

420 Intro to VLSI Design

ASIC Computer-Aided Design Flow ELEC 5250/6250

Low Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.

SW simulation and Performance Analysis

CS/EE 181a 2010/11 Lecture 1

EE382V: Embedded System Design and Modeling

EECS 427 Lecture 21: Design for Test (DFT) Reminders

Digital Systems Laboratory

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

Formal Hardware Verification: Theory Meets Practice

FPGA Based System Design

EE 331 Devices and Circuits I. Lecture 1 March 31, 2014

Ted F Bowlds, PhD Candidate

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture

EMT 251 Introduction to IC Design

MICROPROCESSOR TECHNOLOGY

Low Power Design Methods: Design Flows and Kits

Digital Design and System Implementation. Overview of Physical Implementations

Socware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education

Introduction to Electronic Design Automation

UNIT-III POWER ESTIMATION AND ANALYSIS

Course Content. Course Content. Course Format. Low Power VLSI System Design Lecture 1: Introduction. Course focus

Parallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir

Lecture 0: Introduction

DSP VLSI Design. DSP Systems. Byungin Moon. Yonsei University

Lecture #1. Course Overview

Disseny físic. Disseny en Standard Cells. Enric Pastor Rosa M. Badia Ramon Canal DM Tardor DM, Tardor

High Performance Computing for Engineers

EE 434 ASIC & Digital Systems

When to use an FPGA to prototype a controller and how to start

Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers

Practical Information

Lec 24: Parallel Processors. Announcements

Hardware/Software Codesign - introducing an interdisciplinary course

(VE2: Verilog HDL) Software Development & Education Center

Evaluation of Package Properties for RF BJTs

At the end of this course, students should be able to: 1 explain experimental results with theoretical expected outcome

Manufacturing Case Studies: Copy Exactly (CE!) and the two-year cycle at Intel

PE713 FPGA Based System Design

Testing of Complex Digital Chips. Juri Schmidt Advanced Seminar

Copyright 2003 The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Slides prepared by Walid A. Najjar & Brian J.

Giovanni Squillero

Introduction to Software Engineering

CS4617 Computer Architecture

+1 (479)

A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability

Teaching digital control of switch mode power supplies

Getting to Work with OpenPiton. Princeton University. OpenPit

Lecture 4&5 CMOS Circuits

EECS 579 Fall What is Testing?

Course Outcome of M.Tech (VLSI Design)

EE19D Digital Electronics. Lecture 1: General Introduction

Instructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona

Overview and Challenges

TKT-1212 Digitaalijärjestelmien toteutus

Low Power Design in VLSI

EE382N-20 Computer Architecture Parallelism and Locality Lecture 1

22. VLSI in Communications

ISSCC 2003 / SESSION 1 / PLENARY / 1.1

ELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction

Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis

Chapter 3 Digital Logic Structures

Image toolbox for CMOS image sensors simulations in Cadence ADE

Exploring the Software Stack for Underdesigned Computing Machines Rajesh Gupta UC San Diego.

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

Hardware/Software Codesign of Real-Time Systems

Learning Outcomes. Spiral 2 8. Digital Design Overview LAYOUT

Modernised GNSS Receiver and Design Methodology

FUNCTIONAL VERIFICATION: APPROACHES AND CHALLENGES

Novel Transient Cancellation Control Method for Future Generation of Microprocessors

Electrical Engineering 40 Introduction to Microelectronic Circuits

Real-Time Testing Made Easy with Simulink Real-Time

Lecture 8. MOS Transistors; Cheap Computers; Everycircuit

EDA Challenges for Low Power Design. Anand Iyer, Cadence Design Systems

Model-Based Design for Sensor Systems

Creating the Right Environment for Machine Learning Codesign. Cliff Young, Google AI

Introduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.

Mixed-Signal Simulation of Digitally Controlled Switching Converters

Electrical, Computer and Software Engineering - a historical perspective -

Lecture Perspectives. Administrivia

Lecture 1 Introduction to Solid State Electronics

ECE 2300 Digital Logic & Computer Organization

Transcription:

Design & Co-design of Embedded Systems Lecture 1: Introduction to Digital System Design & Co-Design Computer Engineering Dept. Sharif University of Technology Winter-Spring 2008 Mehdi Modarressi

Topics for Today Evolution of Digital-Design Design Methodologies Introduction to Hw/Sw Co-Design Design & Co-design 2

Chip Design Evolution Moore s Law: Chip densities would double every 12 18 months. The first IC (1958-TI) 4 transistors, 50$! The first microprocessor(1971-intel) 2300 transistors, 108 KHz Microprocessors Today: Intel Core2 Quad: 580 M. transistors- 2.4 GHz Intel Quad-core 64b Itanium: 2 B. transistors. Design & Co-design 3

Evolution of Digital Design Methods Transistor Netlist 1970 s Design & Co-design 4

Evolution of DDM (cont.) RT level: Register Transfer level, Schematic 1980 s Design & Co-design 5

Evolution of DDM (cont.) BL: Behavioral Level, HDL: Hardware Description Language, 1990 s Design & Co-design 6

Digital System Design Design & Co-design 7

Embedded Systems Embedded vs. Self-Contained Systems Embedded computing systems Computing systems embedded within electronic devices Hard to define. Nearly any computing system other than a desktop computer 79% of all Produced Digital systems Perhaps 100s per household and per automobile Computers are in here... and here... and even here... Lots more of these, though they cost a lot less each. Design & Co-design 8

Today s Embedded Systems Increasing application complexity Mixture of several tasks (event driven and data flow) Examples: multimedia, automotive, mobile communication Increasing target system complexity Mixture of different technologies, processor types, and design styles Large systems-on-a-chip, distributed systems Up to 2 billion trans. on a single chip, 75 million in common processors. Non-functional requirements are important Design & Co-design 9

Functional vs. Non-Functional Requirements Functional requirements: Output as a function of input. Non-functional requirements: Time required to compute output; Size, weight, etc.; Power consumption; Reliability; etc. Design & Co-design 10

System-level Design More higher h abstraction ti level: l System-level design System = HW components +SW modules Describe the system functionality regardless of (hw/sw) implementation type Partition the design into hardware and software modules based on the non-functional requirements Design & Co-design 11

Hardware /Software Realization Hardware and software are functionally equivalent : Any Software-realizable realizable algorithm can be realized in hardware as well, and vice versa. How much SW + how much HW? Determined by non-functional requirements. Hardware Realization Software Realization Speed Energy Efficiency Cost Efficiency i (but in high volumes) Flexibility Ease of Development Ease of Test and Debug Cost = SW + Processor Design & Co-design 12

More Complexities in Hardware/Software Realization Design & Co-design 13

Design Problem How to select a hardware/software implementation out of the design space to meet Functional and Non-functional design goals? Hardware-Software Co-design Design & Co-design 14

Co-design Main Topics Synthesis System System H S OS Specification Verification Design & Co-design 15

System Specification Verification Co-Synthesis Partitioning HW Parameter Estimation SW Parameter Estimation Verification HW Synthesis ASIC SW Synthesis OS EXE Code Verification Verification System Integration Final Verification Design & Co-design 16

Co-design Main Topics Design & Co-design 17

Design & Co-design 18

Hardware/Software Partitioning How functionality is separated between HW and SW blocks Design & Co-design 19

Application Mapping Design & Co-design 20

Task Scheduling Design & Co-design 21

Hardware Synthesis Design & Co-design 22

Software Compilation Design & Co-design 23

What we learned today Digital design methods are moving toward higher abstractions Hardware and software are functional equivalent Non-functional requirements determine HW/SW implementation Hw/Sw co-design stages Design & Co-design 24

Next Session Topics Introduction to embedded systems Properties Requirements Design issues Design & Co-design 25