Photolithography Technology and Application

Similar documents
Part 5-1: Lithography

Device Fabrication: Photolithography

Photolithography I ( Part 1 )

Chapter 6. Photolithography

Major Fabrication Steps in MOS Process Flow

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Chapter 6 Photolithography

Lithography Is the Designer s Brush. Lithography is indispensible for defining locations and configurations of circuit elements/functions.

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

Process Optimization

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

i- Line Photoresist Development: Replacement Evaluation of OiR

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

Lecture 13 Basic Photolithography

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

Photolithography II ( Part 2 )

Dr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology

Optical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

MICROCHIP MANUFACTURING by S. Wolf

KMPR 1010 Process for Glass Wafers

AZ 1512 RESIST PHOTOLITHOGRAPHY

EE 143 Microfabrication Technology Fall 2014

Optical Issues in Photolithography

(ksaligner & quintel resolution)

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

Chapter 3 Fabrication

MICRO AND NANOPROCESSING TECHNOLOGIES

Heidelberg µpg 101 Laser Writer

T in sec, I in W/cm 2, E in J/cm 2

BI-LAYER DEEP UV RESIST SYSTEM. Mark A. Boehm 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Contrast Enhancement Materials CEM 365HR

5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

Semiconductor Technology

Photolithography. References: Introduction to Microlithography Thompson, Willson & Bowder, 1994

T in sec, I in W/cm 2, E in J/cm 2

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline

State-of-the-art device fabrication techniques

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Update on 193nm immersion exposure tool

2009 International Workshop on EUV Lithography

Optolith 2D Lithography Simulator

Mask Technology Development in Extreme-Ultraviolet Lithography

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Newer process technology (since 1999) includes :

From Sand to Silicon Making of a Chip Illustrations May 2009

Chapter 2 Silicon Planar Processing and Photolithography

ADVANCED MASK MAKING AT RIT. David P. Kanen 5th Year Microelectronic Engineer Student Rochester Institute of Technology ABSTRACT

2 Integrated Circuit Manufacturing:

Challenges of EUV masks and preliminary evaluation

Module - 2 Lecture - 13 Lithography I

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

Lecture 8. Microlithography

MeRck. AZ nlof technical datasheet. Negative Tone Photoresist for Single Layer Lift-Off APPLICATION TYPICAL PROCESS. SPIN CURVE (150MM Silicon)

THE USE OF A CONTRAST ENHANCEMENT LAYER TO EXTEND THE PRACTICAL RESOLUTION LIMITS OF OPTICAL LITHOGRAPHIC SYSTEMS

Contrast Enhancement Materials CEM 365iS

Correlation of Wafer Backside Defects to Photolithography Hot Spots Using Advanced Macro Inspection

Positive-Tone Photosensitive Polyimide Coatings for Lens Layer in image sensors. Introduction of the characteristic of CS-series

EE-527: MicroFabrication

The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process

T in sec, I in W/cm 2, E in J/cm 2

MeRck. nlof 2000 Series. technical datasheet. Negative Tone Photoresists for Single Layer Lift-Off APPLICATION TYPICAL PROCESS

Photolithography 光刻 Part I: Optics

Lecture 5. Optical Lithography

MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS

DOE Project: Resist Characterization

UV LED ILLUMINATION STEPPER OFFERS HIGH PERFORMANCE AND LOW COST OF OWNERSHIP

Optical Lithography. Here Is Why. Burn J. Lin SPIE PRESS. Bellingham, Washington USA

Excimer laser projector for microelectronics applications

Supplement: Fabrication protocol

ORGANIC ELECTRONICS: PHOTOLITHOGRAPHY OR PRINTING. Giles Lloyd Flex Europe Conference, 25th October 2016

+ Preferred material for tool O Acceptable material for tool X Unacceptable material for tool

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Pattern Transfer CD-AFM. Resist Features on Poly. Poly Features on Oxide. Quate Group, Stanford University

Fabrication of suspended micro-structures using diffsuser lithography on negative photoresist

Characterization of a Thick Copper Pillar Bump Process

CD-SEM for 65-nm Process Node

Opto-Mechanical Equipment of KBTEM: Present Day and the Future

Infinitely Precise. micrometal. excellence in etching

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

A review on contemporary practices in Lithography

MicroPG 101 Pattern Generator Standard Operating Procedure Draft v.0.2

Standard Operating Procedure of Atomic Force Microscope (Anasys afm+)

Module 11: Photolithography. Lecture11: Photolithography - I

Nanostencil Lithography and Nanoelectronic Applications

Optical Microlithography XXVIII

Microlithography. exposing radiation. mask. imaging system (low pass filter) photoresist. develop. etch

CHAPTER 2 Principle and Design

Topic 3. CMOS Fabrication Process

Transcription:

Photolithography Technology and Application Jeff Tsai Director, Graduate Institute of Electro-Optical Engineering Tatung University

Art or Science? Lind width = 100 to 5 micron meter!! Resolution = ~ 3 micron Can you image the latest transistor size? 22nm, HP processor, 1977.

Human fine art magnified 500x, top metal (M2) is covering DUAL 2- Input AND gate

Intel 32 nm technology from the Core i5 660 Microprocessor

How it works

Wiki say Photolithography (or "optical lithography") is a process used in microfabrication to selectively remove parts of a thin film or the bulk of a substrate. It uses light to transfer a geometric pattern from a photo mask to a light-sensitive chemical photo resist, or simply "resist," on the substrate. A series of chemical treatments then engraves the exposure pattern into the material underneath the photo resist.

Function of photolithography Generate all layers of patterns Transistor Define STI, well implant mask,, define gate W/L, generate LDD, BPSG via, W plug to source/drain, Interconnections Contact hole, island, dual damascene, metal line

Process flow Singe and Prime: 150C, hexamethyldisilazane (HMDS). Spin coat: solvent dispensed on the wafer backside, in order to ensure the wafer backside is clear of resist, and on the frontside wafer edge, to remove resist on the edge ( Edge Bead Removal or EBR ). Pre-bake: drives off excess solvent and turns the resist from a liquid into a film. Expose/Align: patterned by exposure to UV illumination. Exposure is performed through a "mask", Post-expose bake: finer features and smoother vertical-wall profiles achieved Develop: Post-develop bake:

Spin coating Coater, Track, http://www.apexicindia.com/spincoatingt heory.htm

Photoresist Spin Coater Wafer PR EBR Drain Vacuum Chuck Exhaust Water Sleeve

Relationship of Photoresist Thickness to Spin Rate and Viscosity 3.5 3.0 100 cst Thickness (mm) 2.5 2.0 1.5 1.0 0.5 50 cst 27 cst 20 cst 10 cst 5 cst 0 2k 3k 4k 5k 6k Spin Rate (rpm) 7k

Exposure

I-line? G-line? DUV?? Light source vs. resolution Wavelength improvement 436nm 365nm 248nm 193nm

Spectrum of the Mercury Lamp Intensity (a.u) Deep UV (<260) I-line (365) H-line (405) G-line (436) 300 400 500 600 Wavelength (nm)

Photolithography Light Sources Name Wavelength (nm) Application feature size (μm) G-line 436 0.50 Mercury Lamp H-line 405 I-line 365 0.35 to 0.25 XeF 351 XeCl 308 Excimer Laser KrF (DUV) 248 0.25 to 0.15 ArF 193 0.18 to 0.13 Fluorine Laser F 2 157 0.13 to 0.1

Mask design Computed intensity patterns at the wafer for the masks (NAo = 0.6, M = 1/5, s = 0.7). (a) BIM, (b) PSM, (c) cross-sections of the intensity patterns in the images of the BIM (dashed) and the PSM (solid).

Comparison of exposure systems

Exposure Control Exposure light flux is controlled by production of light intensity and exposure time Very similar to the exposure of a camera Intensity controlled by electrical power Adjustable light intensity Routine light intensity calibration is required. Intensity, I, measured in mw/cm 2

Development

Development: Immersion Develop Rinse Spin Dry

Development Profiles PR PR Substrate Normal Development Substrate Incomplete Development PR Substrate Under Development PR Substrate Over Development

Pattern Inspection Inspection, stripped PR and rework Photoresist pattern is temporary Etch or ion implantation pattern is permanent. Photolithography process can rework Can t rework after etch or implantation. Scanning electron microscope (SEM) for small feature size (< 0.5 um) Optical microscope for large feature size

Pattern Inspection Overlay or alignment run-out, run-in, reticle rotation, wafer rotation, misplacement in X-direction, and misplacement in Y-direction Critical dimension (CD) loss Surface irregularities such as scratches, pin holes, stains, contamination, etc.

Other nanolithography AFM Ink print

Electron Beam Lithography System Electron Gun Lens Blanking Plate Lens Stigmator Lens Deflection Coils Wafer

Thank you for your attention