Lecture 330 Low Power Op Amps (3/27/02) Page 330-1

Similar documents
Lecture 200 Cascode Op Amps - II (2/18/02) Page 200-1

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

CHAPTER 7 - HIGH-PERFORMANCE CMOS OPERATIONAL AMPLIFIERS SECTION BUFFERED OP AMPS

LECTURE 19 DIFFERENTIAL AMPLIFIER

Lecture 350 Low Voltage Op Amps (3/26/02) Page 350-1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

SKEL 4283 Analog CMOS IC Design Current Mirrors

EE 501 Lab 4 Design of two stage op amp with miller compensation

Design and Simulation of Low Voltage Operational Amplifier

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

TWO AND ONE STAGES OTA

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science Microelectronic Devices and Circuits Fall 2009

Chapter 5 Introduction (2/25/03) Page 5.0-1

Low Quiescent Power CMOS Op-Amp in 0.5µm Technology

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Lecture #2 Operational Amplifiers

Advanced Operational Amplifiers

CHAPTER 5 - CMOS AMPLIFIERS

Chapter 12 Opertational Amplifier Circuits

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Lecture 040 CE and CS Output Stages (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Op-Amp Simulation Part II

C H A P T E R 02. Operational Amplifiers

You will be asked to make the following statement and provide your signature on the top of your solutions.

UNISONIC TECHNOLOGIES CO., LTD LM321

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

James Lunsford HW2 2/7/2017 ECEN 607

Operational Amplifiers

CMOS Operational-Amplifier

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

You will be asked to make the following statement and provide your signature on the top of your solutions.

Experiment 1: Amplifier Characterization Spring 2019

Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate.

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Homework Assignment 07

Design and Layout of Two Stage High Bandwidth Operational Amplifier

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

A CMOS Low-Voltage, High-Gain Op-Amp

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Features. Applications SOT-23-5 (M5)

LM321 Low Power Single Op Amp

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

LM2900 LM3900 LM3301 Quad Amplifiers

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

ISSN:

Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology

CMOS Operational-Amplifier

Precision, High-Bandwidth Op Amp

Analog Integrated Circuit Configurations

Lecture 110 Intro. and Characterization of the Op Amp (1/28/02) Page 110-1

LM158/LM258/LM358/LM2904 Low Power Dual Operational Amplifiers

A High-Gain, Low-Power CMOS Operational Amplifier Using Composite Cascode Stage in the Subthreshold Region

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

EVALUATION KIT AVAILABLE Precision, High-Bandwidth Op Amp

LM6118/LM6218 Fast Settling Dual Operational Amplifiers

Linear IC s and applications

Sensors & Transducers Published by IFSA Publishing, S. L.,

Homework Assignment 07

Solid State Devices & Circuits. 18. Advanced Techniques

Homework Assignment 03

Low voltage, low power, bulk-driven amplifier

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

LF353 Wide Bandwidth Dual JFET Input Operational Amplifier

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)

LECTURE 09 LARGE SIGNAL MOSFET MODEL

Dual, Current Feedback Low Power Op Amp AD812

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Operational Amplifiers

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Advanced OPAMP Design

LM2904AH. Low-power, dual operational amplifier. Related products. Description. Features. See LM2904WH for enhanced ESD performances

A new class AB folded-cascode operational amplifier

Microelectronics Part 2: Basic analog CMOS circuits

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

ECEN 474/704 Lab 6: Differential Pairs

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

Subthreshold Op Amp Design Based on the Conventional Cascode Stage

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

DESIGN OF TWO-STAGE CLASS AB CASCODE OP-AMP WITH IMPROVED GAIN

High Current, High Power OPERATIONAL AMPLIFIER

Transcription:

Lecture 33 Low Power Op Amps (3/27/2) Page 33 LECTURE 33 LOW POWER OP AMPS (READING: AH 39342) Objective The objective of this presentation is:.) Examine op amps that have minimum static power Minimize power dissipation Work at low values of power supply Tradeoff speed for less power Outline Weak inversion Methods of creating an overdrive Examples Summary Lecture 33 Low Power Op Amps (3/27/2) Page 332 Subthreshold Operation Most micropower op amps use transistors in the subthreshold region. Subthreshold characteristics: i D i D Square Law Strong Inversion µa Transition na;;;; na Exponential Weak Inversion v GS =V T v GS V T V T v GS v DS V 2V Fig. 7.4A i D = W L I qv GS DO exp nkt (λv DS) g m = qi D nkt and g ds λi D Operation with channel length = L min also will normally be in weak inversion.

Lecture 33 Low Power Op Amps (3/27/2) Page 333 TwoStage, Miller Op Amp Operating in Weak Inversion C c v out M M2 v in VBias C L Fig.7.4 Low frequency response: r A vo = g m2 g o2 r o4 m6 r o2 r r o6 r o7 o4 r o6 r o7 = n 2 n 6 (kt/q)2(λ 2 λ 4 )(λ 6 λ 7 ) (No longer ) I D GB and SR: GB = I D (n kt/q)c and SR = I D5 C = 2 I D C = 2GB n kt q = 2GBn V t Lecture 33 Low Power Op Amps (3/27/2) Page 334 Example 7.4 Gain and GB Calculations for Subthreshold Op Amp. Calculate the gain, GB, and SR of the op amp shown above. The currents are I D5 = 2 na and I D7 = 5 na. The device lengths are µm. Values for n are.5 and 2.5 for pchannel and nchannel transistors respectively. The compensation capacitor is 5 pf. Use Table 3.2 as required. Assume that the temperature is 27 C. If =.5V and =.5V, what is the power dissipation of this op amp? Solution The lowfrequency smallsignal gain is, A v = (.5)(2.5)(.26)2(.4.5)(.4.5) = 43,7 V/V The gain bandwidth is 9 GB = 2.5(.26)(5 2) = 37,69 rps 49. khz The slew rate is SR = (2)(3769)(2.5)(.26) =.4 V/µs The power dissipation is, P diss = 3(.7µA) =2.µW

Lecture 33 Low Power Op Amps (3/27/2) Page 335 PushPull Output Op Amp in Weak Inversion First stage gain is, A vo = g m2 g m4 = I D2n 4 V t I D4 n 2 V t = I D2n 4 I D4 n 2 Total gain is, M8 v i2 M M2 A vo = g m(s 6 /S 4 ) (g ds6 g ds7 ) = (S 6 /S 4 ) (λ 6 λ 7 )n V t At room temperature (V t =.259V) and for typical device lengths, gains of 6dB can be obtained. The GB is, GB = g m S 6 C S 4 = g mb C M9 V Bias Fig. 7.42 v out C c Lecture 33 Low Power Op Amps (3/27/2) Page 336 Increasing the Gain of the Previous Op Amp.) Can reduce the currents in and and introduce gain in the current mirrors. M8 2.) Use a cascode output stage (can t use selfbiased cascode, currents are too low). g m g m2 A v = 2 R out = g ds6 g ds g m g m 2n n V t g ds7g ds g m = M9 = I 7 2 λ n 2 I 7 2 λ p 2 2I 7 n n V t 2(n n λ n 2n p λ p 2) I 7 I 7 n n V t n p V t Can easily achieve gains greater than 8dB with power dissipation of less than µw. v i2 V Bias M M2 v i M3 V T 2V ON M M2 M5 M V T 2V ON Fig. 7.43A v out C c

Lecture 33 Low Power Op Amps (3/27/2) Page 337 Increasing the Output Current for Weak Inversion Operation A significant disadvantage of the weak inversion is that very small currents are available to drive output capacitance so the slew rate becomes very small. Dynamically biased differential amplifier input stage: M2 M8 M9 M2 i i vi2 i i 2 i 2 i 2 vi M M2 M22 A(i 2 i ) I A(i i 2 ) 5 M24 M28 V M29 Bias M25 M26 M27 Fig. 7.44 Note that the sinking current for M and M2 is I sink = A(i 2 i ) A(i i 2 ) where (i 2 i ) and (i i 2 ) are only positive or zero. If v i >v i2, then i 2 >i and the sinking current is increased by A(i 2 i ). If v i2 >v i, then i >i 2 and the sinking current is increased by A(i i 2 ). M23 Lecture 33 Low Power Op Amps (3/27/2) Page 338 Dynamically Biased Differential Amplifier Continued How much output current is available from this circuit if there is no current gain from the input to output stage? Assume transistors M8 through M2 are equal to and and that transistors M22 through M27 are all equal. W 28 Let L 28 = A W 26 L 26 and W 29 L 29 = A W 27 L 27 The output current available can be found by assuming that v in = v i v i2 >. i i 2 = A(i 2 i ) The ratio of i 2 to i can be expressed as i 2 v in i = exp nv t Defining the output current as i OUT = b(i 2 i ) and combining the above two equations gives, v in b exp nv t v in i OUT = (A) (A)exp v i in OUT = when A = 2.6 and nv t = nv t where b corresponds to any current gain through current mirrors ( and M8).

Lecture 33 Low Power Op Amps (3/27/2) Page 339 Overdrive of the Dynamically Biased Differential Amplifier The enhanced output current is accomplished by the use of positive feedback (M28M2M9M28). The loop gain is, g m28 g m9 LG = g m4 g m26 = A g m9 g m4 = A Note that as the output current increases, the transistors leave the weak inversion region and the above analysis is no longer valid. I OUT 2 A = 2 A =.5 A = A =.3 A = 2 v IN nv t Fig. 7.45 Lecture 33 Low Power Op Amps (3/27/2) Page 33 Increasing the Output Current for Strong Inversion Operation An interesting technique is to bias the output transistor of a current mirror in the active region and then during large overdrive cause the output transistor to become saturated causing a significant current gain. Illustration: 53µA i i 2 M M2 V ds2 Current µa.v ds (sat) i 2 for W 2 /L 2 = 5.3(W /L ) i V ds (sat) Volts Fig. 7.46

Lecture 33 Low Power Op Amps (3/27/2) Page 33 Example 7.42 Current Mirror with M2 operating in the Active Region Assume that M2 has a voltage across the drainsource of.v ds (sat). Design the W 2 /L 2 ratio so that I = I 2 = µa if W /L =. Find the value of I 2 if M2 is saturated. Solution Using the parameters of Table 3.2, we find that the saturation voltage of M2 is 2I V ds (sat) = K N (W 2 /L 2 ) = 2 =.4264V Now using the active equation of M2, we set I 2 = µa and solve for W 2 /L 2. µa = K N (W 2 /L 2 )[V ds (sat) V ds2.5v ds2 2] = µa/v2(w 2 /L 2 )[.426.426.5.4262]V2 =.883x6(W 2 /L 2 ) Thus, =.883(W 2 /L 2 ) W 2 L 2 = 53.2 Now if M2 should become saturated, the value of the output current of the mirror with µa input would be 53µA or a boosting of 5.3 times I. Lecture 33 Low Power Op Amps (3/27/2) Page 332 Implementation of the Current Mirror Boosting Concept i M8 M7 M M9 M8 i M3 M2 2 v i M M2 v i2 M22 ki M29 ki 2 v o i i 2 M27 M28 i i 2 v o2 ki 2 ki M5 M23 V Bias M25 i 2 i M26 M24 M6 M M2 M9 k = overdrive factor of the current mirror M2 Fig.7.47

Lecture 33 Low Power Op Amps (3/27/2) Page 333 A Better Way to Achieve the Current Mirror Boosting It was found that when the current mirror boosting idea illustrated on the previous slide was used that when the current increased through the cascode device (M6) that V GS6 increased limiting the increase of V DS2. This can be overcome by the following circuit. i in I B i in I B ki in 5/ / / / M M2 2/ Fig. 7.47A Lecture 33 Low Power Op Amps (3/27/2) Page 334 SUMMARY Operation of transistors is generally in weak inversion Boosting techniques are needed to get output sourcing and sinking currents that are larger than that available during quiescent operation Be careful about using circuits at weak inversion, i.e. the selfbiased cascode will cause the resistor to be too large