Cascode Bulk Driven Operational Amplifier with Improved Gain

Similar documents
Simran Singh Student, School Of ICT Gautam Buddha University Greater Noida

ISSN: [Tahseen* et al., 6(7): July, 2017] Impact Factor: 4.116

Low voltage, low power, bulk-driven amplifier

Atypical op amp consists of a differential input stage,

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

LOW POWER FOLDED CASCODE OTA

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Low Voltage Standard CMOS Opamp Design Techniques

Design of Low Voltage Low Power CMOS OP-AMP

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

A new class AB folded-cascode operational amplifier

Design of Rail-to-Rail Op-Amp in 90nm Technology

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

A 1-V recycling current OTA with improved gain-bandwidth and input/output range

Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications

Class-AB Low-Voltage CMOS Unity-Gain Buffers

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

IN RECENT years, low-dropout linear regulators (LDOs) are

Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing.

Design of High-Speed Op-Amps for Signal Processing

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Design and implementation of two stage operational amplifier

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design of High Gain Low Voltage CMOS Comparator

An Improved Recycling Folded Cascode OTA with positive feedback

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Design of Robust CMOS Amplifiers Combining Advanced Low-Voltage and Feedback Techniques

CHAPTER 1 INTRODUCTION

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Low Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing.

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Design of High Gain Two stage Op-Amp using 90nm Technology

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

G m /I D based Three stage Operational Amplifier Design

International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: Vol.7, No.2, pp ,

International Journal of Advance Engineering and Research Development

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Design of a Capacitor-less Low Dropout Voltage Regulator

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Design and Simulation of Low Dropout Regulator

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

LowPowerHighGainOpAmpusingSquareRootbasedCurrentGenerator

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

ISSN:

Sensors & Transducers Published by IFSA Publishing, S. L.,

Ultra-Low-Voltage Floating-Gate Transconductance Amplifiers

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

CMOS Operational-Amplifier

Design of Low-Dropout Regulator

High Voltage Operational Amplifiers in SOI Technology

A 0.8V, 7A, rail-to-rail input/output, constant Gm operational amplifier in standard digital 0.18m CMOS

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

Design and Simulation of Low Voltage Operational Amplifier

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING

Designing a low voltage amplifier through bulk driven technique with 0.6V supply voltage

AN increasing number of video and communication applications

Lecture 2, Amplifiers 1. Analog building blocks

Effect of Current Feedback Operational Amplifiers using BJT and CMOS

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

2. Single Stage OpAmps

Low-Voltage Current-Mode Analog Cells

Ultra Low Static Power OTA with Slew Rate Enhancement

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach

Solid State Devices & Circuits. 18. Advanced Techniques

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Design and Analysis of Double Gate MOSFET Operational Amplifier in 45nm CMOS Technology

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

A Low Power Low Voltage High Performance CMOS Current Mirror

An introduction to Depletion-mode MOSFETs By Linden Harrison

Low-Voltage Rail-to-Rail CMOS Operational Amplifier Design

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

Design of a Low Voltage low Power Double tail comparator in 180nm cmos Technology

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

CMOS Operational-Amplifier

Study of Differential Amplifier using CMOS

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Transcription:

Cascode Bulk Driven Operational Amplifier with Improved Gain A.V.D. Sai Priyanka 1, S. Subba Rao 2 P.G. Student, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College, Kanuru, Vijayawada, India 1 Assistant Professor, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College, Kanuru, Vijayawada, India 2 ABSTRACT: In recent years, there is more demand on high-speed digital circuits at low power consumption. The main objective for Cascode bulk driven Op Amp with Improved gain is to enhance gain by employing a cascode stage in bulk driven Op Amp. Bulk driven technique is a newly adoptable technique which employed in Op Amp to reduce the threshold voltage limitation. By this technique the threshold voltage limitation is reduced, but due to low bulk transconductance the open loop gain is reduced. So to improve gain the cascode stage is employed in Op Amp. By this employment the gain is increased when compared to conventional bulk driven Op Amp. This paper presents a design of bulk driven input stage of Operational Amplifier using a standard 130nm CMOS Technology. The Results exemplify that gain is 60 db, the 3-dB Bandwidth is 1.2 MHz. under single supply of 0.65V. KEYWORDS: Bulk driven technique, Cascode stage, Bulk driven Op amp (operational amplifier). I. INTRODUCTION Amplifiers which operate at low power supply would consummate for biomedical and sensor applications. The combative scaling of CMOS technologies to nanometer dimensions necessitates lessening the power supply voltage accordingly in integrated circuits (ICs). With the development of these ICs, battery-powered electronic devices have become much smaller in size and are capable of operating much overlong than ever before. However, compared to their digital counterparts, analog circuits such as Operational Amplifiers (Op Amps) usually avoid the employment of advanced CMOS process technologies since the short channel devices commonly provide worse offset, larger leakage current and smaller output impedance compared to their long channel devices. In addition, the low-voltage operation further muddles the designs of analog circuits due to bounded signal swings. Prevailing amplifiers require power supply voltages at least equal to the addition of magnitude of the largest threshold voltages of PMOS or NMOS transistors and necessary signal swing [1]. Unfortunately, with the scaling of power supply voltages, the threshold voltage in the deep sub-micron CMOS processes is not shortened [2]. As a result, to design ultra-low voltage amplifiers with sufficient signal swings, novel circuit techniques are required. Without employing expensive transistors, low voltage methods have been developed, such as designs utilizing bulkdriven MOSFETs [1] or floating-gate MOSFETs [3], sub-threshold design [4] and level shifting techniques, etc. Among them, the bulk-driven technique is optimistic and has been extensively used in recent years [5] [7]. In bulk-driven technique, the gate terminal is biased properly to form a channel, by this proper biasing MOSFET goes to ON state; the signal can be pertained between the bulk and the source junctions of the MOSFET so that the channel current i.e. drain current can be modulated. Evidently, the dynamic range of the amplifier is increased, by reason of no threshold voltage affiliated with bulk terminal. Bulk driven technique allows a low-voltage operation. However, the main problem associated with the bulk-driven technique is that the bulk trans-conductance g mb, is considerably smaller than the gate trans-conductance g m. This insufficient trans-conductance will influence the performance of the amplifier, such as unity gain bandwidth (UGBW), open loop gain (Ao). In this paper, two novel bulk-driven amplifier input stage Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15520

structures are conferred and analysed. A low-voltage bulk driven op amp is conferred and modified to cascode bulk driven op amp by providing a cascode stage and afford proper biasing for these input stages. As a result, the effective trans-conductance of cascode bulk-driven input stage is decidedly improved when compared to their conventional counterparts. Finally, a low-voltage cascode bulk driven operational amplifier is implemented with improved UGBW and open loop gain. Section II of this paper provides an outline of the conventional bulk-driven technique. In Section III, proposed bulkdriven input stages with improved effective trans-conductance are introduced and analysed. The simulation results for all designs are executed using a Pyxis schematic editor 130-nm technology is discussed in section V. This paper concludes with conclusion VI. II. RELATED WORK As the unit size of modern CMOS processes are scaled down, the maximum allowable power supply continuously decreases, but the threshold voltage does not diminish with the same rate. Bulk driven technique uses body terminal as signal input. This technique is promising method as it achieves enhanced performance by limiting threshold voltage method. For a long-established MOSFET, it is obligatory to meet the requirement of V GS > V th in order to make the MOSFET function in the saturation region. In contrast, the bulk-driven technique allows even compact voltage to set at the input terminal, but still precipitate saturation voltage at the output. The operation of the bulk-driven MOSFET is similar to the operation of JFET [1]. Once the inversion layer under the gate of the transistor is formed by ample gateto-source biasing voltage, the channel current can be adjusted by varying the bulk-to-source junction potential. This bulk driven operation abolish the threshold voltage limitation of the gate-driven MOSFETs where the bulk-to-source junction can operate under negative bias, zero bias or marginally positive bias conditions. (a) (b) Fig. 1(a) Traditional bulk driven Differential amplifier; (b) Conventional gate driven Differential amplifier Fig. 1(a) shows one distinctive application of the bulk-driven PMOS in a differential amplifier. The gates of the bulk driven transistors are biased by a negative power supply to certify that both devices are operating in the saturation region. By scaling down the threshold voltage, the input common mode range becomes wider and the most notable issue related to the bulk-driven differential pairs is its small bulk trans-conductance (g mb ) compared to the gate transconductance (g m ). The relation between g mb and g m is expressed as η = g γ = (1) g 2 2φ + V Reportedly, if the bulk-to-source junction is reverse biased and then the η ratio only ranges from 0.2 to 0.4, which Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15521

depends on the bulk-to-source voltage and other peculiar process parameters. The bulk-driven MOSFET transconductance (g mb ) can overreach the gate-driven MOSFET trans-conductance (g m ) if V BS 2φ f - 0.25 (2) One of the basic building blocks in analog circuits is a differential amplifier. The bulk-driven differential pair (BDDP) is shown in Fig.1 (a) the gates of both devices are tied to more positive voltages for NMOS input transistors and more negative voltage for PMOS input transistors so that an inversion layer is formed as channel beneath the gate of particular MOSFET. III. PROPOSED BULK-DRIVEN OP AMP The two-stage operational trans-conductance amplifier consists of following stages, the first stage is the Bulk-driven differential stage, which is comprised of NMOS input devices M1 and M2 and the current mirror M3 and M4 is acting as an active load. The second stage is a common source amplifier which enhances the gain of Op-amp. M6 and M7 transistors formed as a common source stage. The gate-source voltage fixed to a certain value is sufficient to turn on the transistor and then the operation of the bulk-driven MOS transistor becomes a depletion type. Input bulk-source voltage is applied to the bulk terminal of the MOS transistor to modulate the channel current. Conventional bulk driven operational trans-conductance amplifier is designed and depicted in Fig. 3.1. The simulation results of the bulk driven Op amp is shown below. Transient, AC analysis, simulations have been made for bulk driven Op amp. The gain obtained by this bulk driven Op amp is 40 db. The Telescopic cascode Op amp consists of the bulk-driven cascode differential stage with NMOS input devices M1, M2 and the cascaded transistors M3 and M4. The current mirror M5 and M6 is acting as an active load whereas M7 and M8 are cascaded transistors. By setting the gate-source voltage to a sufficient value, it turns ON the transistor and the operation of the bulk-driven MOS transistor becomes a depletion type. Input bulk-source voltage is applied to the bulk terminal of the MOS transistor then the channel current gets modulated. Telescopic cascode OTA with bulk driven input transistors is designed. By employing a cascode stage in OTA the output resistance (ro) gets increased so that the gain enhanced. The cascode stage has high input impedance, higher output impedance, high bandwidth and higher gain. The simulation results of the Fig. 3.3 schematic, i.e. telescopic cascode bulk driven opamp is shown below. Transient, AC analysis, simulations has been made for telescopic cascode bulk driven op amp. According to transient analysis the peak to peak output voltage is 1volt. The gain obtained by this telescope cascode bulk driven op amp is 50 db. The Cascode bulk driven Op amp consists of two stages, the first stage is Bulk-driven cascode differential stage, which is comprised of NMOS input devices M1 and M2 and the cascaded transistors M3 and M4; The current mirror M5 and M6 is acting as an active load whereas M7 and M8 are cascaded transistors. By setting the gate-source voltage to a sufficient value to turn ON the transistor, then the working of bulk-driven MOS transistor becomes a depletion type. Input bulk-source voltage is applied to the bulk terminal of the MOS transistor to modulate the channel current. Cascode bulk driven operational trans-conductance amplifier is designed and depicted in Fig. 3.6. The gain can be increased further by employing the second stage i.e. common source stage into conventional bulk driven Op amp. Common source p type MOSFET is opted for this proposed design because of its higher swing. The gain of proposed design enhances by employing both cascode stage and common source stage. Transient, AC analysis, simulations has been made for cascode bulk driven Op amp are shown below. According to transient analysis, the peak to peak output voltage is 3.3volts. The gain obtained by this telescope cascode bulk driven op amp is 65 db. IV. SIMULATION RESULTS The circuits are drawn and simulated using MENTOR GRAPHICS Pyxis Schematic Editor tool and the technology used here is 130nm. Simulation is done using Eldo simulator. The output waveforms are viewed using an E-Z wave viewer. Conventional bulk driven operational trans-conductance amplifier is designed and depicted in Fig. 3.1. The simulation results of the bulk driven Op amp is shown below. AC analysis has been made for bulk driven Op amp. The inputs (V in+ and V in- ) are applied to the bulk terminal of first stage, i.e. differential amplifier, where the input voltages Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15522

are converted to the output currents. By the current mirror load, the output currents of first stage act, as the input currents which converted to output voltages. The output voltage acts as the input, which converts into output current by common source MOSFET. The input current reshapes into the output voltage (V out ) by current sink load. Fig. 3.1 Schematic of bulk driven Op amp The below Fig. 3.2 is the AC response used for observing open loop gain, Unity Gain Bandwidth (UGB) and the Phase Margin of the circuit. No DC bias potential is applied to bulk terminals. The bias voltage is applied to gate terminals to bring the transistor in the saturation region. The output was taken between single end and ground terminals.the gain obtained by this bulk driven Op amp is 40 db. Fig. 3.2 AC analysis of bulk driven op amp Conventional bulk driven Op amp is modified to the telescopic cascode operational amplifier by employing a cascode stage in bulk driven input stage. The schematic is shown below in Fig. 3.3. Transient, AC analysis, simulations has been made for telescopic cascode bulk driven op amp. Cascode amplifier comprising a common source stage feeding into a common gate stage. This is a single stage amplifier where the gate terminals biased with proper voltage to operate transistors in the saturation region. This achieves higher gain at the cost of output swing and additional poles. Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15523

Fig. 3.3 Schematic of telescopic cascode bulk driven op amp The transient analysis of telescopic cascode bulk driven op amp is shown below in Fig. 3.4. We get the output swing (peak to peak) 1.02V to an input signal of swing 0.02V for which the output signal swing is not distorted. The gain can be calculated by the ratio of output peak to peak voltage to input peak to peak voltage. By this process the gain of this design is 50 db. Fig. 3.4 Transient analysis of telescopic cascode bulk driven op amp The below Fig. 3.5 is the AC response used for observing open loop gain, Unity Gain Bandwidth (UGB) and the Phase Margin of the circuit. No DC bias potential is applied to bulk terminals. The bias voltage is applied to gate terminals to bring the transistor in the saturation region. The output was taken between single end and ground terminals. The higher gain is achieved by the cascode stage. The gain obtained by this bulk driven Op amp is 50 db. Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15524

Fig. 3.5 AC analysis of telescopic cascode bulk driven opamp Cascode bulk driven operational amplifier is designed and depicted in Fig. 3.6. The gain can be increased further by employing the second stage, i.e. common source stage into conventional bulk driven Op amp. Transient, AC analysis, simulations has been made for cascode bulk driven Op amp are shown below. The cascode stage has high input impedance, higher output impedance, high bandwidth and higher gain. Common source p type MOSFET is opted for this proposed design because of its higher swing. The gain of proposed design enhances by employing both cascode stage and common source stage. Fig. 3.6 Schematic of proposed cascode bulk driven op amp The transient analysis of cascode bulk driven op amp is shown below in Fig. 3.7.We get the output swing (peak to peak) 3.3V. In this we can apply an input signal of swing 0.05V for which the output signal swing is not distorted. The gain of the proposed design is calculated by the ratio of output peak to peak voltage to input peak to peak voltage. Then the gain can be achieved by the proposed design is 65dB. Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15525

Fig. 3.7 Transient analysis of telescopic cascode bulk driven opamp The below Fig. 3.8 is the AC response used for observing open loop gain, Unity Gain Bandwidth (UGB) and the Phase Margin of the circuit. No DC bias potential is applied to bulk terminals. The bias voltage is applied to gate terminals to bring the transistor in the saturation region. The output was taken between single end and ground terminals. The gain obtained by this bulk driven Op amp is 65 db. To make the system stable, the compensation capacitor (C C ) should be greater than the 0.22 of the load capacitors (C L ). Gain and phase margin indicates relative stability of a circuit. Fig. 3.8 AC analysis of cascode bulk driven opamp Table I recapitulates the above simulation results of different bulk was driven operational amplifier topologies. It is observed that gain enhances about 50% of proposed cascode bulk driven operational amplifier when compared to conventional bulk driven op amp. Unity gain bandwidth product improved about 65% when compared to conventional one. The peak to peak output voltage is calculated by considering the input voltage as 0.02volts. Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15526

Table I Feature comparisons of different op amp topologies Topology Gain db UBW PHASE MARGIN V peak-peak Conventional Bulk driven Opamp 40 18.4 MHz 59.08 degrees 0.8V Telescopic Cascode bulk driven Opamp 50.02 0.3 GHz 72 degrees 1V Cascode bulk driven Opamp 65 1.2 GHz 46.3 degrees 3.3V V. CONCLUSION This paper mainly focuses on the gain in db. By employing a bulk driven technique, there is no threshold voltage limitation, but the gain will be diminished. So to improve gain a cascode stage is employed in the first stage of an operational amplifier. By this about 50% of the gain has improved for proposed cascode bulk driven Op amp when compared to conventional bulk driven Op amp. REFERENCES [1] B. J. Blalock, P. E. Allen, and G. A.Rincon-Mora, Designing 1-V OpAmps using standard digital CMOS technology, IEEE Transaction.Circuits Syst. II, Analog Digit. Signal Process, vol. 45, no. 7, pp. 769 780, Jul.1998. [2] S. S. Rajput and S. S. Jamuar, Low voltage analog circuit design techniques, IEEE Circuits System Mag., vol. 2, no. 1, pp. 24 42, 2002. [3] P. Hasler and T. S. Lande, Overview of floating gate devices, circuits and systems, IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process, vol. 48, pp. 1 3, Jan. 2001. [4] Y. Hga, H. Zare-Hoseini, L. Berkovi, and I. Kale, Design of a 0.8 volt fully differential CMOS OTA using the bulk-driven technique, in IEEE Int. Symp. On Circuits and Systems, May 2005, pp. 220 223. [5] S.-W. Pan, C.-C. Chuang, C.-H. Yang, and Y.-S. Lai, A novel OTA with dual bulk-driven input stage, in Proc. IEEE Int. Symp. Circuits Syst., June 2009, pp. 21 24. [6] T. Lehmann and M. Cassia, 1-V power supply CMOS cascode amplifier, IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1082 1086, 2001. [7] A. Guzinski, M. Bialko, and J. C.Matheau, Body driven differential amplifier for application in continuous-time active C-filter, in Proc. ECCD, 1987, pp. 315 319. [8] T. Stockstad and H. Yoshizawa, A 0.9-V 0.5 rail-to-rail CMOS operational amplifier, IEEE J. Solid-State Circuits, vol. 37, no. 3, pp.286 292, 2002. [9] G. Raikos and S. Vlassis, 0.8 V bulk-driven operational amplifier, Analog Integr. Circuits Signal Process, vol. 63, no. 3, pp. 425 432, 2010. [10] A. P. Chandrakasan, S. Sheng. and R. W. Brodersen, Low-power CMOS digital design, IEEE J Solid-State Circuits, vol. 27, pp.473-484, Apr. 1992. [11] M. Nagata, Limitation, innovations, and challenges of circuits and devices into a half micrometer and beyond, IEEE J Solid-State Circuits, vol. 27, pp. 465-472, Apr. 1992. [12] S. Sakurai and M. Ismail, Robust design of rail-to-rail CMOS operational amplifiers for a low power supply voltage, IEEE J. Solid-State Circuit, vol. 31, no. 2, pp. 146-156, Feb. 1996. [13] D. M. Monticelli, A qquad CMOS single-supply opamp with rail-to-rail output swing, IEEE J. Solid-State Circuits, vol. SSC-21, no. 6,pp. 1026-1034, Dec. 1996. Copyright to IJIRSET DOI:10.15680/IJIRSET.2016.0508210 15527