Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

Similar documents
Objectives The purpose of this lab is build and analyze Differential amplifier based on NPN transistors.

Chapter 8 Differential and Multistage Amplifiers

ECE 546 Lecture 12 Integrated Circuits

ECE4902 C Lab 7

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Electronic Circuits EE359A

Lab Experiment #2 Differential Amplifiers. Group Members

Operational Amplifiers. Boylestad Chapter 10

University of Pittsburgh

ECEN 474/704 Lab 6: Differential Pairs

EE4902 C Lab 7

Electronic Circuits II - Revision

EE311: Electrical Engineering Junior Lab, Fall 2006 Experiment 4: Basic MOSFET Characteristics and Analog Circuits

Applied Electronics II

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

EE 230 Lab Lab 9. Prior to Lab

Experiment 5 Single-Stage MOS Amplifiers

Amplifier Design Using an Active Load

Başkent University Department of Electrical and Electronics Engineering EEM 311 Electronics II Experiment 8 OPERATIONAL AMPLIFIERS

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Differential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation

UNIVERSITY OF PENNSYLVANIA EE 206

ECE 2274 MOSFET Voltmeter. Richard Cooper

CHARACTERIZATION OF OP-AMP

Dual Operational Amplifiers

Homework Assignment 06

Audio Power Amplifiers with Feedback Linearization

Lab 6: MOSFET AMPLIFIER

Experiment 6: Biasing Circuitry

Chapter 12 Opertational Amplifier Circuits

CHARACTERISTICS OF OPERATIONAL AMPLIFIERS - II

BJT Differential Amplifiers

University of Pittsburgh

EE 2274 MOSFET BASICS

Lab 2: Discrete BJT Op-Amps (Part I)

The Differential Amplifier. BJT Differential Pair

ECEN Network Analysis Section 3. Laboratory Manual

Laboratory 9. Required Components: Objectives. Optional Components: Operational Amplifier Circuits (modified from lab text by Alciatore)

EK307 Active Filters and Steady State Frequency Response

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

Experiment 6: Biasing Circuitry

6. The Operational Amplifier

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering

6.002 Circuits and Electronics Final Exam Practice Set 1

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Study of Differential Amplifier using CMOS

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS

EE 3305 Lab I Revised July 18, 2003

Differential Amplifier Design

EE351 Laboratory Exercise 4 Field Effect Transistors

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Experiment 1: Amplifier Characterization Spring 2019

EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

ECE 310L : LAB 9. Fall 2012 (Hay)

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Common-source Amplifiers

Common mode rejection ratio

EE 368 Electronics Lab. Experiment 10 Operational Amplifier Applications (2)

EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Chapter 10: Operational Amplifiers

Assume availability of the following components to DESIGN and DRAW the circuits of the op. amp. applications listed below:

Experiments #7. Operational Amplifier part 1

Design and implementation of two stage operational amplifier

HOME ASSIGNMENT. Figure.Q3

CS and CE amplifiers with loads:

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

ME 365 EXPERIMENT 7 SIGNAL CONDITIONING AND LOADING

CHARACTERISTICS OF OPERATIONAL AMPLIFIERS - I

Intro To Engineering II for ECE: Lab 7 The Op Amp Erin Webster and Dr. Jay Weitzen, c 2014 All rights reserved.

Operational Amplifiers

EXPERIMENT 7: DIODE CHARACTERISTICS AND CIRCUITS 10/24/10

Chapter 8: Field Effect Transistors

Combination Notch and Bandpass Filter

Facility of Engineering. Biomedical Engineering Department. Medical Electronic Lab BME (317) Post-lab Forms

Exercise 2: AC Voltage and Power Gains

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved.

Applied Electronics II

Laboratory 6. Lab 6. Operational Amplifier Circuits. Required Components: op amp 2 1k resistor 4 10k resistors 1 100k resistor 1 0.

EE 233 Circuit Theory Lab 2: Amplifiers

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

Lab 4: Analysis of the Stereo Amplifier

Common-Source Amplifiers

GATE SOLVED PAPER - IN

Solid State Devices & Circuits. 18. Advanced Techniques

THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING

F9 Differential and Multistage Amplifiers

Linear IC s and applications

Lab 10: Single Supply Amplifier

CHAPTER-6. OP-AMP A. 2 B. 3 C. 4 D. 1

Transcription:

1 Lab 03: Differential Amplifiers (MOSFET) (20 points) NOTE: 1) Please use the basic current mirror from Lab01 for the second part of the lab (Fig. 3). 2) You can use the same chip as the basic current mirror; make necessary connections for the diff pair. 3) The procedure is same for both types of amplifiers (common-source or common-source). Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors). In this lab, we will build the differential amplifier and determine Common Mode Rejection Ratio (CMRR) for two types of configuration for the biasing the source: one with bias resistor and the other with current mirror. A major benefit of using the differential amplifier is to get rid of noise or interference signal present in the input signal. You can use any NMOS transistors that meet the objective (recommendation: 2N7000TA or ALD1106 (NMOS Array)). You will need to look up the datasheet to determine Vtn and VA. Fig. 1: Differential amplifier with bias resistor

2 1.0 Differential Amplifier with Bias Resistor Fig. 1 shows the differential amplifier which uses the resistor RSS as the bias resistor. Here VDD=VSS=10 V, ID=1mA. M1 and M2 should be a matched pair of NMOS transistors (you will have to find the two that are closely matched by trial and error). As explained the class, the differential amplifier amplifies the differential input signal, Vid = (Vin+) - (Vin-), where the differential signals are applied at the gates of the transistors as shown in Fig. 1. The differential output can be taken across the drains as, Vod=(Vo+)-(Vo-). Note that the differential input (and output) signals have phase shift of 180 deg between them (180 deg phase shift corresponds to the opposite polarity). An ideal differential amplifier should have differential input signals with identical amplitudes. First determine the values of RD and RSS. RSS can be found by finding the DC common source voltage (VS) based on the gate-source voltage drop (first find VOV based on the saturation equation and current=id/2. Then use Vtn from the datasheet to find VGS). Remember that RSS = VS-(-VSS)/ID. Select RD such that the transistor operates deep in the saturation-mode. For example, RD=10 kω will make the dc voltage at the drain (VD) ~5V. Drain current in each of the branches will be half of the bias current (id). It is best to make sure that the drain voltage is less than VCMmax in eq. 8.7. L1: What are the values of RD and RSS? In order to determine the common-mode rejection ratio (CMRR), we need to calculate the common-mode gain, Acm and differential-mode gain, Ad. 1.0.1 Common-mode Gain Acm The amplifier exhibits the common-mode gain when both the input signals are same (common). Ideally the amplifier should completely reject the common-mode signal. However, the amplifier will not completely reject the common-mode signal due to the mismatches in gm, the bias resistors, the drain resistors RD, the finite impedance of the current source at the drain and so on. Consequently, the common-mode gain represents the ability of the amplifier to amplify noise. So the lower the common-mode gain, the better the amplifier will be at rejecting common-mode interference or noise. Let s apply a 1Vdc (or 1-kHz sinusoidal signal of 2V peak-to-peak) to both inputs. Calculate common-mode gain based on these input signals (see eq. 8.49, assume 1% mismatch between the resistors). L2: What is the calculated common-mode gain Acm of the differential amplifier? 1.0.2 Differential Voltage Gain Ad The amplifier will exhibit differential voltage gain when you apply differential input signals (equal amplitude and opposite polarity). The differential voltage gain is the ratio of output differential voltage over the input differential voltage. This is the central theme of a differential amplifier.

3 For the purposes of calculation and simulation, we will assume that the two input signals have equal amplitudes and are 180 deg out of phase with each other (opposite polarity). Calculate the differential voltage gain for input signals of 20 mv peak-to-peak at 1 khz (see eq. 8.36). L3: What is the calculated differential voltage gain Ad of the differential amplifier? 1.0.3 Common Mode Rejection Ratio (CMRR) The CMRR is a measure of the effectiveness of the differential pair in amplifying the differential signal while rejecting common-mode interference. It is simply the ratio of the magnitude differential voltage gain to the magnitude of common-mode gain (see eq. 8.50a, b, c). Calculate the CMRR in db (20*log10(x)). Note: We will assume that the main contribution to CMRR is the mismatch between the drain resistors. L4: What is the calculated common-mode rejection ratio CMRR (db) of the differential amplifier? 1.1 Simulation Simulate the circuit shown in Fig. 1 and determine the CMRR (in db) of the amplifier. 1.1.1 Common-mode Gain step1: Make sure to change either of drain resistor to +/- 1% of the other resistor value (e.g. 10 kω and 9.9kΩ represent the mismatch). step2: Apply a 1Vdc (or 1-kHz sinusoidal signal of 2V peak-to-peak) to both inputs. This will make the two input signals common-mode. Run the simulation. step3: Plot (vo+) - (vo-). Note the peak value and calculate the ratio of this value to input amplitude. This is the common-mode gain. L5: What is the simulated common-mode gain Acm of the differential amplifier? 1.1.2 Differential Voltage Gain step1: Set the phase of one of the input voltages to 180 deg and amplitudes to small values (e.g. 10 mvamp). Run simulation. step2: Plot (vin+)-(vin-) and (vout+)-(vout-) on the same plot, use markers and obtain the ratio of output differential voltage to input differential voltage. L6: What is the simulated differential voltage gain Ad of the differential amplifier? Based on the above numbers, find the CMRR in db (20*log10(x)). L7: What is the simulated CMRR (db) of the differential amplifier? Please see the next page for the experimental set up.

4 1.2 Experiment Don t forget to check the multi-meter mode before you measure a current or voltage, if it is set incorrectly you will blow a fuse! HIGH-Z MODE Make sure you put the function generator in High-Z mode. Otherwise your signal amplitudes will be off by factor two. Repeat 1.1 to determine the CMRR of the amplifier. 1.2.1 Common-mode Gain Before you begin, first check the input signal, vin (same input applied at both the gates) and the output signal, vo+ or vo- (output signal at either of the drains) on the oscilloscope. Ensure that there is no distortion. If you observe noticeable distortion, reduce the input signal amplitude until the distortion disappears. If you cannot lower the amplitude enough to get rid of the distortion completely, build a resistive voltage divider to attenuate the input signal further. If you use a voltage divider to attenuate your input signal, don t forget to factor the attenuation into your gain calculations. You can also increase VOV (by increasing the current) to improve the linearity (see Fig. 8.7 in the text). Apply a 1-kHz sinusoidal signal of 0.1V peak-to-peak to both inputs. Measure the amplitude of the differential output signal, V od=(v o+)-(v o-). Calculate the common-mode gain (=vod / vicm). Is the common mode gain higher or lower than your calculated and simulated values? Why? L8: What is the measured common-mode gain Acm of the differential amplifier? 1.2.2 Differential Voltage Gain To measure the differential mode gain, you will need two equal amplitude signals with opposite polarity. We can supply the needed signals with the circuit shown in Fig. 2. You can use any opamp that accomplishes this task (alternatively you can use any other scheme that produces differential input signals). You can use a potentiometer for R 2 which will be useful for fine adjustment. Make R 2=R 1=1kΩ. Connect a 1-kHz, 0.1Vamp sinusoidal signal and measure V in+ and V in- on the oscilloscope (you should reduce the amplitude later after you get the op-amp working). Set the scope to sum the two channels (use math function). The sum should be as close to zero as possible (since V in+ and V in- have opposite polarity). Adjust R 2 until you achieve zero sum. Note that V in+ and V inare passed through the blocking caps C B before connecting them to the transistors. Fig. 2: Circuit with op-amp for creating differential input signals

5 Now reduce the amplitude of the input signal V in until the output signal, V od is sinusoidal (for no distortion, you may need to build the voltage divider to attenuate the input signal further). Measure both V id and V od. Remember that V id=(v in+)-(v in-) and V od=(v o+)-(v o-). Please make note of where the two output signals are measured in Fig. 1. Calculate the differential voltage gain as the ratio, V od/v id. L9: What is the measured differential voltage gain Ad of the differential amplifier? Based on the above numbers, find the CMRR in db (20*log10(x)). L10: What is the measured CMRR (db) of the differential amplifier? Create a table with calculated, simulated and measured values of Acm, Ad, and CMRR in your report. Comment on the discrepancies. 2.0 Differential Amplifier with Current Mirror Fig. 3: Differential amplifier with current mirror Build the circuit shown in Fig.3 by using a current mirror at the common source to improve the CMRR. You can use the basic current mirror you constructed in lab1 to accomplish the task (select the appropriate value of Rp to provide the bias current of 1 ma). Is CMRR higher than the previous circuit? If so, why? L11: What is the measured CMRR (db) of the differential amplifier with current mirror?