DC-bus Voltage Controllers for a Three-Phase Voltage-Source Inverter for Distributed Generation

Similar documents
Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems

Dead Zone Compensation Method of H-Bridge Inverter Series Structure

Lecture 5: DC-DC Conversion

Comparative Study of Feed Forward and SPWM Control Technique for DC to DC Dual Active Bridge Converter Driving Single Phase Inverter

A Coupled Inductor Hybrid Quadratic Boost Inverter for DC Microgrid Application

Chapter 1: Introduction

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

A New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

Double Tangent Sampling Method for Sinusoidal Pulse Width Modulation

PERFORMANCE OF DC TO DC DUAL ACTIVE BRIDGE CONVERTER DRIVING SINGLE PHASE INVERTER

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor

Chapter 2 Introduction: From Phase-Locked Loop to Costas Loop

Family of Single-Inductor Multi-Output DC-DC Converters

A Novel Bidirectional DC-DC Converter with Battery Protection

Analog Circuits EC / EE / IN. For

Comparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers

Self-Precharge in Single-Leg Flying Capacitor Converters

A Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method

Proceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

Control and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters

Chapter 2 Summary: Continuous-Wave Modulation. Belkacem Derras

An Improved Zero-Voltage-Transition Technique in a Single-Phase Active Power Factor Correction Circuit

A Harmonic Circulation Current Reduction Method for Parallel Operation of UPS with a Three-Phase PWM Inverter

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK

P. Bruschi: Project guidelines PSM Project guidelines.

BOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR

7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,

Development of Temporary Ground Wire Detection Device

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

AN303 APPLICATION NOTE

Linear PFC regulator for LED lighting with the multi-level structure and low voltage MOSFETs.

VOLTAGE DOUBLER BOOST RECTIFIER BASED ON THREE-STATE SWITCHING CELL FOR UPS APPLICATIONS

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

An Open-Loop Class-D Audio Amplifier with Increased Low-Distortion Output Power and PVT-Insensitive EMI Reduction

M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

EE201 Circuit Theory I Fall

Memorandum on Impulse Winding Tester

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents

International Journal of Electronics and Electrical Engineering Vol. 4, No. 2, April Supercapacitors

Design of a Three-Phase Unity Power Factor Single-Stage Telecom Rectifier

Parameters Affecting Lightning Backflash Over Pattern at 132kV Double Circuit Transmission Lines

Comparison of ATP Simulation and Microprocessor

Multiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability

WIDE-RANGE 7-SWITCH FLYING CAPACITOR BASED DC-DC CONVERTER FOR POINT-OF-LOAD APPLICATIONS

Communication Systems. Department of Electronics and Electrical Engineering

EECE 301 Signals & Systems Prof. Mark Fowler

FROM ANALOG TO DIGITAL

Integrated Forward Half-Bridge Resonant Inverter as a High-Power-Factor Electronic Ballast

LECTURE 1 CMOS PHASE LOCKED LOOPS

Automatic Power Factor Control Using Pic Microcontroller

Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B

Three-Phase Quasi-Z-Source Inverter with Constant Common-Mode Voltage for Photovoltaic Application

Aleksandrs Andreiciks, Riga Technical University, Ingars Steiks, Riga Technical University, Oskars Krievs, Riga Technical University

Solid-state Timer H3CT

Bipolar-type Dynamic Voltage Conditioner Using P-Leg and N-Leg Structured AC-AC Converter

Study on the Wide Gap Dielectric Barrier Discharge Device Gaofeng Wang

A ZVS Integrated Single-Input-Dual-Output DC/DC Converter for High Step-up Applications

Interconnection of PV Modules to the Utility Grid Using an Electronic Inverter Circuit

Time-Delay Analysis on Grid-Connected Three- Phase Current Source Inverter based on SVPWM switching pattern

Analysis ofthe Effects ofduty Cycle Constraints in Multiple-Input Converters for Photovoltaic Applications

ENERGETICAL PERFORMANCES OF SINUSOIDAL PWM STRATEGY FOR THE INDUCTION MOTOR AND VOLTAGE INVERTER SYSTEM: SIMULATION AND EXPERIMENTAL APPROACH

A Novel Concept for Transformer Volt Second Balancing of a VIENNA Rectifier III Based on Direct Magnetizing Current Measurement

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.

Bootstrap Gate Driver and Output Filter of An SC-based Multilevel Inverter for Aircraft APU

Power Control of Resonant Converter MPPT by Pulse Density Modulation

State Space Modeling, Simulation and Comparative Analysis of a conceptualised Electrical Control Signal Transmission Cable for ROVs

Design of Power Factor Correction Circuit Using AP1662

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

Power Efficient Battery Charger by Using Constant Current/Constant Voltage Controller

Technology Trends & Issues in High-Speed Digital Systems

Design And Implementation Of Multiple Output Switch Mode Power Supply

ELEG 3124 SYSTEMS AND SIGNALS Ch. 1 Continuous-Time Signals

A Voltage Doubler Circuit to Extend the Soft-switching Range of Dual Active Bridge Converters Qin, Zian; Shen, Yanfeng; Wang, Huai; Blaabjerg, Frede

University of Alberta

Interleaved DC/DC Converter with Coupled Inductor Theory and Application

Reliability Improvement of FB inverter in HID Lamp Ballast using UniFET II MOSFET family

Improvements in Power Quality and Efficiency with a new AC/DC High Current Converter

Signal Characteristics

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

Optical Short Pulse Generation and Measurement Based on Fiber Polarization Effects

f t 2cos 2 Modulator Figure 21: DSB-SC modulation.

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal

A New Isolated DC-DC Boost Converter using Three-State Switching Cell

Optimized Modulation of a Four-Port Isolated DC DC Converter Formed by Integration of Three Dual Active Bridge Converter Stages

EE 40 Final Project Basic Circuit

A Novel Predictive Inductor Multiplier for Integrated Circuit DC-DC Converters in Portable Applications

Direct Analysis of Wave Digital Network of Microstrip Structure with Step Discontinuities

Primary Side Control SMPS with Integrated MOSFET

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

Synchronization of single-channel stepper motor drivers reduces noise and interference

MPPT Enabled Solar Photo Voltaic Generators With V-f and P-Q Control in Microgrids

SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers

Industrial, High Repetition Rate Picosecond Laser

ECMA-373. Near Field Communication Wired Interface (NFC-WI) 2 nd Edition / June Reference number ECMA-123:2009

Variation Aware Cross-Talk Aggressor Alignment by Mixed Integer Linear Programming

Study and Analysis of Various Tuning Methods of PID Controller for AVR System

Transcription:

European Associaion for he Developmen of Renewable Energies, Environmen and Power Qualiy Inernaional Conference on Renewable Energies, and Power Qualiy (ICREPQ9) Valencia (Spain), 5h o 7h April, 29 DC-bus Volage Conrollers for a Three-Phase Volage-Source Inverer for Disribued Generaion Bar Meersman, Ber Renders, ieven Degrooe, Tine Vandoorn and ieven Vandevelde Elecrical Energy aboraory (EEAB), Deparmen of Elecrical Energy, Sysems and Auomaion (EESA), Ghen Universiy, Sin-Pieersnieuwsraa 4, B-9 Ghen, Belgium, Phone: 32 9 264 34 42, Fax: 32 9 264 35 82 e-mail: Bar.Meersman@UGen.be Absrac An imporan funcion of he bus volage conroller of volage-source inverers (VSI) for disribued generaion (DG) applicaions is o conrol he balance beween ac and dc power. Neverheless is he bus volage conroller no he criical par of he conrol of he VSI. Therefore i is jusified ha lile aenion is paid o he design of his bus volage conroller wha can be seen in lieraure. However, his conroller can (negaively) influence he behaviour of he VSI. In hree-phase sysems a ripple can exis in he bus volage due o unbalance or harmonics presen in he grid volage or curren. This ripple can inerac wih he bus volage conroller which can have negaive consequences on he injeced curren. Also he iming of updaing he oupu of he bus volage conroller can have consequences on he waveform disorion which can resul in oscillaions. In his paper he focus is on he iming of updaing. An overview of hree possible bus volage conrollers is given. The response of he differen implemenaions of dc-bus volage conrollers during a ransien is simulaed. Keywords model, digial conrol, hree phase volage-source inverer (VSI), disribued generaion, neural-poin-clamped VSI. Inroducion An imporan funcion of he dc-bus volage conroller of VSI for DG applicaions is o conrol he balance beween he power a he grid-side and he power a he dc side. The dc-bus volage conroller oupus he fundamenal inpu conducance which resuls in he reference curren. The bus volage conroller is no he criical par of he conrol of he VSI because balancing he inpu and oupu power is a slow process and he (large) capacior a he dc-bus serves as a buffer. Therefore i is jusified ha lile aenion is paid o he design of his bus volage conroller which can be seen in lieraure [?, 9]. However his conroller can (negaively) influence he behaviour of he VSI. For hree-phase sysems under symmeric operaion (hreephase symmerical volage and curren) here is no ripple a he dc-bus volage as opposed o single-phase sysems where a ripple a double grid frequency exiss. If an unbalance (in volage or curren) or harmonics are presen in a hree-phase sysem, a ripple occurs a he dc-bus volage. This ripple can inerac wih he bus volage conroller if i was no designed o handle a disorion in he dc-bus volage []. The ineracion can resul in harmonics in he injeced curren. The bus volage conroller is usually a PI-conroller wih a randomly chosen sample frequency [2], [ 4]. The sample frequency is usually chosen low in order o reduce he effec of ripple on he bus volage. By choosing a low sample frequency he response of he bus volage conroller will also be slow. This can resul in high over- or undervolages of he bus volage in case of severe fauls. Anoher mehod o improve he ripple rejecion is o sample a he zero-crossings of he ripple. By doing so he ripple becomes a hidden oscillaion for he bus volage conroller [5]. In [6] and [7] a low pass filer is used o filer ou he ripple. Adding a low pass filer degrades he ransien response of he dc-bus volage conrol and causes a larger variaion of dc-bus volage in he ransien sae. Anoher aspec of he bus volage conroller is he iming of updaing he oupu. The oupu of he bus volage conroller can be synchronised wih he zero-crossings of a phase volage [?, 9]. This mehod will resul in a sep in he ampliude in he oher wo phases of he injeced curren if he oupu is changed due o a ransien in he power balance. This sep in he ampliude will negaively influence he grid volage. This can be prevened by changing he iming of updaing he oupu of he bus volage conroller. A balance has o be found beween he reacion speed of he bus volage conroller and he resisance agains variaions of bus volage on he bus volage conroller. Increasing he reacion speed by increasing he sample and updae frequency of he bus volage conroller can lead o harmonics in he injeced curren in case of unbalance or harmonics in he grid volage or curren. The iming of updaing he oupu of he bus volage conroller can also be imporan. In he following he emphasis will be placed on he iming of updaing. This paper will address hree differen bus volage conrollers:

Hz bus volage conroller Hz bus volage conroller wih delayed updaes a he zero-crossing of he grid volage khz bus volage conroller The advanages and disadvanages of he differen bus volage conrollers will be given. The ransien behaviour of hese hree bus volage conrollers will also be sudied. 2. The Volage Source Inverer There are wo possibiliies o inerface he DG conneced inverer o a hree-phase four-wire sysem, which is ypically he opology of a low-volage disribuion nework. One possibiliy is o have a hree-wire inverer which is conneced o he four-wire sysem by means of a /Y g isolaion ransformer. Since he isolaion ransformer is heavy and expensive, i is no desired in many applicaions. The second possibiliy is using a ransformerless four-wire inverer. There are generally wo ypes of four-wire inverer opologies: hree-leg wih spli dc bus and four-leg. The hreephase hree-leg inverer wih spli dc-bus enables o implemen a hree-phase four-wire sysem wih a neural poin. Compared o a hree-phase hree-wire sysem, i does no require he isolaion ransformer o creae a neural poin and i provides hree-dimensional conrol. Compared o a hree-phase four-leg opology, i saves wo power swiches and also reduces conrol complexiy. A disadvanage of his opology is ha he dc-bus capaciors have o be oversized because harmonic curren can flow hrough hese capaciors ino he neural wire. Fig. depics he opology of he hree-phase neural-poin clamped volage-source inverer. The hree-phase hree-leg inverer has a spli dc-bus where he op and boom halves of he dc-bus are assumed o be evenly disribued such ha half of he dc-bus volage is over each capacior. The dc-bus can be energized by a (small) DG-uni, like fuel cells, phoovolaic devices and wind urbines. The inverer oupus are conneced o a hree-phase second order -C filer which aenuaes high frequency componens resuling from swiching. S S 3 S 5 dc-bus volage conroller provides he balance beween he ac and he dc-bus power. The oupu of he bus volage conroller is he fundamenal inpu conducance g a he ac-side of he inverer. The inpu conducance is muliplied wih he fundamenal componen of he grid volage which resuls in he reference curren. By doing so, he inverer provides a sinusoidal curren. The phase angle of he fundamenal componen of he grid volage is obained by using a Phase ocked oop (P). The design of he curren conroller is based on he Z- domain model of he inverer insead of he frequenly used aplace-domain model. The sampling of he signals and he dynamics of he pulse-wih modulaor are more accuraely described by using a Z-model which resuls in a beer conroller. The bandwih of he curren conroller is 2 khz which allows o rack he 5 Hz reference curren perfecly. The oupu of he curren conroller is added o he oupu of he duy-raio feed-forward. The duy-raio feed-forward branch is added o obain a beer disurbance rejecion [8]. The resul of his summaion is he inpu of he PWM modulaor which oupus he swiching-signals for he inverer. vdc v dc i,a v g,a i,b P Volage conroller v g g,b i,b P i,c vg,c v g,b, g i,c P v g,c, g i,a v g,a, Curren conroller Duy-raio feedforward Curren conroller Duy-raio feedforward Curren conroller Duy-raio feedforward d 2 d 4 PWM d 6 δ 6 Figure 2: Conrol sraegy for he hree-phase neuralpoin-clamped volage-source inverer 4. Theoreical Model δ 2 δ 4 V g,a V g,b V g,c n i,a i,b i,c S 2 A S 4 B S 6 C 2 C dc 2 C dc N V dc 2 V dc 2 V dc In order o design he volage conroller, he ransfer funcion of he inpu conducance o he oupu volage has o be derived. This ransfer funcion enables o design he oupu volage conroller in he Z-domain. Fig. 3 depics he model which is used o derive he ransfer funcion of he inpu conducance o he oupu volage. The insananeous power p () is given by: Figure : Topology of he hree phase neural-poinclamped volage-source inverer 3. The Conrol Sraegy The conrol sraegy for he hree-phase neural-poinclamped volage-source inverer is depiced in Fig. 2. The p () = v g,a () i,a () 2 v g,b () i,b () 2 v g,c () i,c () 2 di 2,a () di 2,b () di 2,c () ()

V g,a V g,b V g,c p () n i,a () i,b () i,c () η p 2() V dc N p dc () Figure 3: Model o derive he ransfer funcion of he inpu conducance o he oupu volage The dc-power is given by: p 2 () = p dc () C dc 2 dv 2 dc () The relaionship beween inpu and oupu power is given by: p () = η p 2 () (3) where η is he efficiency of he inverer. I can be assumed ha he zero sequence componen of he injeced curren is very small which resuls in ha he power in he neural can be negleced. The conrol sraegy which is used (cf Fig. 2) validaes he assumpion ha he zero sequence componen of he injeced curren can be negleced. I is assumed ha he curren conrol works perfecly, such ha he following relaionship can be jusified: (2) i,x () g () v g,x () (4) wih x= phase a, b or c. Equaions () (4) resul in he following differenial equaion: g () vg,a() 2 d(g () v g,a ()) 2 2 g () vg,b() 2 d(g () v g,b ()) 2 2 g () vg,c() 2 d(g () v g,c ()) 2 2 = η p dc () η C dc dvdc 2 () 2 In small-signal analysis each variable can be wrien as he summaion of he seady-sae value and a small excursion from his seady-sae: v g,x =V g,x ˆv g,x v dc =V dc ˆv dc g =G ĝ. i,x =I g,x î g,x p dc =P dc ˆp dc where capials are used for seady-sae values and haed small leers for small excursions from seady-sae. The grid volage in phase a, V g,a (), in seady-sae can be wrien as: V g,a () = 2 V g,rms sin(ω ) (6) (5) where V g,rms is he rms-value of he nominal ampliude of he grid volage. The small signal equaion of (5) is obained by subracing he equilibrium of equaion (3) wih equaion (5) which resuls in: 2 G [V g,a () ˆv g,a () V g,b () ˆv g,b () V g,c () ˆv g,c ()] 3 Vg,rms 2 ĝ () 6 2 G Vg,rms 2 dĝ () 2 2 G2 V g,a () dˆv g,a() 2 2 G2 V g,b () dˆv g,b() G 2 ˆv g,a () dv g,a() 2 2 G2 V g,c () dˆv g,c() G 2 ˆv g,b () dv g,b() G 2 ˆv g,c () dv g,c() = η ˆp dc () η C dc d(v dc () ˆv dc ()) A ripple on he bus volage can cause he bus volage conroller o injec a curren conaining harmonics. In order o avoid his, he bandwih of he volage conroller is se low. Averaging equaion (7) over one period of he grid volage is jusified because he bandwih of he volage conroller is small (25 - Hz). When he bandwih is larger, his averaging is no longer jusified. The resuling equaion will hen have erms in ˆv g,a (), ˆv g,b () and ˆv g,c () which are disurbances for he process inpu conducance o he oupu volage. When uning a bus volage conroller having a larger bandwih, care should be aken ha he phase margin of he PI conroller is large enough such ha he process is sable under all condiions. The averaging of equaion (7) over one period of he grid volage resuls in he eliminaion of he erms in V g,x (): 3 Vg,rms 2 ĝ () 6 2 G Vg,rms 2 dĝ () d(v dc () ˆv dc ()) = η ˆp dc () η C dc In he aplace domain, equaion (8) can be wrien as: (7) (8) ˆv dc (s) = 3 V g 2 (s G ) ĝ (s) s η C dc V dc ˆp dc (s) (9) s η C dc V dc This resuls in he ransfer funcion of he inpu conducance o he oupu volage (in per uni): ˆv # dc (s) ĝ # (s) = 3 V g 2 s G η C dc V dc Vdc ref Zref s () The zero s = /( G ) can be negleced because i is siuaed a very high frequency (5 khz) compared o he desired bandwih of he oupu volage conroller (25 - Hz). By neglecing his zero, he ransfer funcion of he inpu conducance o oupu volage (in per uni) can be wrien as: ˆv # dc (s) ĝ # (s) = 3 V g 2 sηc dc V dc Vdc ref Zref τ v s ()

wih τ v = ηc dcv dc V ref dc Zref 3V 2 g (2) The open loop ransfer funcion of he oupu volage conroller in he Z-domain can now be wrien as: G o (z) = T b,v 2 τ v z z (z ) (3) where T b,v is he sample period of he oupu volage conroller. This ransfer funcion can be used o une he PI-conroller of he bus volage conroller. The sep response of he bus volage conroller is opimised by uning he PI-conroller using Sisoool in Malab. 5. The DC-bus Volage Conroller In he following secion an overview of he differen bus volage conrollers is given. In order o es he differen bus volage conrollers, he following experimen is done. A =22 ms he DG power is reduced from 2 kw o 66 W during 4 ms. A =26 ms he DG power is resored o kw. A. Hz bus volage conroller A firs possibiliy for a bus volage conroller is he Hz bus volage conroller. This bus volage conroller samples he bus volage a a frequency of Hz. The oupu of his conroller is updaed every ms and is synchronized wih he zero-crossings of he fundamenal volage of phase a. The curren of phase a is changed a he zero-crossings in order o minimize he waveform disorion due o he updaes of g a he zero-crossings [5]. When he oupu of he bus volage conroller changes due o a ransien in he power balance, here will be a sep in he curren of phase b and c which may resul in oscillaions. These oscillaions can become significan if he grid has a low resisance. Fig. 4 depics he response of he bus volage conroller during he es. A sep in he curren in phase b and c can be seen. The oscillaions caused by he sep in he curren resul in a disored curren. The low frequency of he volage conroller ( Hz) resuls in a slow response and in high over- or undervolages of he bus volage in case of severe fauls. B. Hz bus volage conroller wih delayed updaes a he zero-crossing of he grid volage To improve he bus volage conroller of A.. The reference value for he curren in every phase is updaed wih he zero-crossings of he respecive fundamenal volage. So when he inpu conducance changes, he reference values of he curren in phase a, b and c will alernaively be updaed. This has a beneficial effec on he curren waveform. In conras o he bus volage conroller of A. here will be no disorion in he curren. Fig. 5 depics he response of he bus volage conroller during he experimenal es. I can be seen ha here are vg() ig() vdc().8.4.2 - -.8 -.4.2 - (a) The grid volage.95.9 (b) The grid curren.85 (c) The bus volage Figure 4: The grid volage, grid curren and bus volage using he classical Hz bus volage conroller. A =22 ms he DG power is reduced from 2 kw o 66 W during 4 ms. no seps in he reference currens in conras o Fig. 4. The changes in ampliude a he zero-crossings can be noiced in Fig. 5(b). The sample frequency of he bus volage conroller wih delayed updaes is he same as he sample frequency of he bus volage conroller of A., namely Hz. The response of he presen volage conroller will no be faser in case of severe fauls. C. khz bus volage conroller A hird possibliy is he khz bus volage conroller. This conroller akes samples of he bus volage a a frequency of khz. The oupu of he volage conroller is also updaed a khz. Fig. 6 depics he response of he bus volage conroller during he experimenal es. In Fig. 6(b) i can be seen ha here are oscillaions in he curren caused by a sep in he reference curren. This bus volage conroller has a fas response bu is sensiive o disorions in he bus volage caused by harmonics or unbalance in he grid []. An oscillaion in he bus volage can resul in he inroducion of unwaned harmonics in he curren.

vg().8.4.2 - -.8 -.4.2 (a) The grid volage vg().8.4.2 - -.8 - (a) The grid volage ig() - (b) The grid curren ig().4.2 vdc().95.9 - (b) The grid curren.85 (c) The bus volage Figure 5: The grid volage, grid curren and bus volage using he Hz bus volage conroller wih delayed updaes a he zero-crossing of he grid volage. A =22 ms he DG power is reduced from 2 kw o 66 W during 4 ms. 6. Conclusion An imporan funcion of he bus volage conroller of volage-source inverers for disribued generaion applicaions is o conrol he balance beween he ac and he dc power. In hree-phase sysems a ripple can exis in he bus volage due o unbalance or harmonics presen in he grid volage or curren. This ripple can inerac wih he bus volage conroller which can have negaive consequences for he injeced curren. In case of severe fauls he bus volage conroller has o be able o reac fas so high underand overvolages are avoided. The iming of updaing he oupu of he bus volage conroller is also imporan because i can have consequences on he waveform disorion. In his paper he focus is on he iming of updaing. A overview of hree differen bus volage conroller implemenaions is given and heir response on a sudden ransien is simulaed. The Hz bus volage conroller has a low bandwih, such ha he volage conroller does no respond o a double frequency ripple which can be presen in he bus volage. However his bus volage conroller has a slow response so severe fauls can lead o high under- or overvolages. During ransiens here will be a sep in he curren vdc().95.9.85 (c) The bus volage Figure 6: The grid volage, grid curren and bus volage using he khz bus volage conroller. A =22 ms he DG power is reduced from 2 kw o 66 W during 4 ms. which may resul in oscillaions. These oscillaions can become significan if he grid has a low resisance. The second bus volage conroller is he Hz bus volage conroller wih delayed updaes a he zero-crossing of he grid volage which also has a low bandwih and a slow response in case of severe fauls. The delayed updaes a he zero-crossing of he grid volage resul in a disorion-free curren so here will no be oscillaions in he grid curren. The hird and las bus volage conroller is he khz bus volage conroller which has a high bandwih. This resuls in a fas response in case of fauls. An unbalance or harmonics in he grid volage or curren will resul in harmonic componens in he injeced curren because he bus volage conroller will reac on he ripple in he bus volage. Each bus volage conroller has advanages and disadvanages and he opimal conroller will differ depending on he applicaion.

References [] T. E. Núñez-Zúñiga and J. A. Pomilio, Shun acive power filer synhesizing resisive loads, IEEE Trans. Power Elecron., vol. 7, no. 2, pp. 273 278, Mar. 22. [2] A. Chaoui and G. C. F. Krim, PI conrolled hree-phase shun acive power filer for power qualiy improvemens, In. J. Elec. Power Energ. Sys., vol. 3, no. 8, pp. 476 485, Oc. 28. [3] M. Prodanović and T. Green, Conrol and filer design of hree-phase inverers for high power qualiy grid connecion, IEEE Trans. Power Elecron., vol. 8, no., pp. 373 38, Jan. 23. [4] M. Monero, E. Cadaval, and F. González, Comparison of conrol sraegies for shun acive power fiers in hreephase four-wire sysems, IEEE Trans. Power Elecron., vol. 22, no., pp. 229 236, Jan. 27. [5] A. Eid, M. Abdel-Salam, H. El-Kishky, and T. El- Mohandes, Acive power filers for harmonic cancellaion in convenional and advanced aircraf elecric power sysems, Elecric Power Sysems Research, vol. 79, no., pp. 8 88, Jan. 29. [6] M. Mishra, A. Ghosh, A. Joshi, and H. Suryawanshi, A novel mehod of load compensaion under unbalanced and disored volages, IEEE Trans. Power Del., vol. 22, no., pp. 288 295, Jan. 27. [7] M. Dai, J. J. M.N. Marwali, and A. Keyhani, A hree-phase four-wire inverer conrol echnique for a single disribued generaion uni in island mode, IEEE Trans. Power Elecron., vol. 23, no., pp. 322 33, Jan. 28. [8] T. Takeshia and N. Masui, Curren waveform conrol of pwm converer sysem for harmonic suppression on disribuion sysem, IEEE Trans. Ind. Elecron., vol. 5, no. 6, pp. 34 39, Dec. 23. [9]. i, T. Jin, and K. M. Smedley, A new analog conroller for hree-phase volage generaion inverer, IEEE Trans. Ind. Elecron., vol. 55, no. 8, pp. 2894 292, Aug. 28. [] T. Green and J. Marks, Conrol echniques for acive power filers, IEE Proc.-Elecr. Power Appl., vol. 52, no. 2, pp. 369 38, Mar. 25. [] G. Chang, C. Yeh, and W. Chen, Meeing IEEE-59 curren harmonics and power facor consrains wih a hreephase hree-wire acive power filer under disored source volages, IEEE Trans. Power Del., vol. 2, no. 3, pp. 648 654, Jul. 26. [2] A. Chaoui, J. G. F. Krim, and. Rambaul, DPC conrolled hree-phase acive filer for power qualiy improvemen, In. J. Elec. Power Energ. Sys., vol. 3, no. 8, pp. 476 485, Oc. 28. [3] E. Cadaval, M. Monero, and F. González, A modified swiching signal generaion echnique o minimize he rms racking error in acive filers, IEEE Trans. Power Elecron., vol. 2, no. 5, pp. 8 24, Sep. 25. [4] P. ohia, M. Mishra, K. Karhikeyan, and K. Vasudevan, A minimally swiched conrol algorihm for hree-phase four-leg vsi opology o compensae unbalanced and nonlinear load, IEEE Trans. Power Elecron., vol. 23, no. 4, pp. 935 944, Jul. 28. [5] F. M... De Belie, D. M. Van de Sype, K. De Gussemé, W. R. A. Ryckaer, and J. A. Melkebeek, Digially conrolled boos PFC converer wih improved oupu volage conroller, Elecrical Engineering, vol. 89, no. 5, pp. 363 37, May 27. [6] S.-J. Huang and J.-C. Wu, A conrol algorihm for hreephase hree-wired acive power filers under nonideal mains volages, IEEE Trans. Power Elecron., vol. 4, no. 4, pp. 753 76, Jul. 999. [7] J.-C. Wu and H.-. Jou, Simplified conrol mehod for he single-phase acive power filer, IEEE Trans. Power App. Sys., vol. 43, no. 3, pp. 29 224, May 996. [8] D. M. Van de Sype, K. De Gussemé, A. P. Van den Bossche, and J. A. Melkebeek, Duy-raio feed-forward for digially conrolled boos PFC converers, IEEE Trans. Ind. Elecron., vol. 52, no., pp. 8 5, Feb. 25.