Application-Based Opportunities for Reused Fab Lines

Similar documents
Noel Technologies. Provider of Advanced Lithography and Semiconductor Thin Film Services

Advanced Stepper Lithography Technology to Enable Flexible AMOLED Displays. Keith Best Roger McCleary Elvino M da Silveira 5/19/17

Part 5-1: Lithography

Feature-level Compensation & Control

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Photolithography I ( Part 1 )

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Photonique sur silicium: Tendances et perspectives de marché

Optical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

Holistic View of Lithography for Double Patterning. Skip Miller ASML

Triple i - The key to your success

MAPPER: High throughput Maskless Lithography

MEMS Sensors: From Automotive. CE Applications. MicroNanoTec Forum Innovations for Industry April 19 th Hannover, Germany

Industrialization of Micro-Electro-Mechanical Systems. Werner Weber Infineon Technologies

Process Optimization

Des MEMS aux NEMS : évolution des technologies et des concepts aux travers des développements menés au LETI

Extending The Life Of 200mm Fabs And The Re-use of Second Hand Tools

InvenSense IDG-300 Dual-Axis Angular Rate Gyroscope Sensor

MICROCHIP MANUFACTURING by S. Wolf

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

UV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008

Jan Bogaerts imec

Development of a LFLE Double Pattern Process for TE Mode Photonic Devices. Mycahya Eggleston Advisor: Dr. Stephen Preble

Photolithography Technology and Application

MEMS in ECE at CMU. Gary K. Fedder

CMP for More Than Moore

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Industry trends are boosting Jet Printing. Nico Coenen Global Sales Director Jet Printing

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Multiple Patterning for Immersion Extension and EUV Insertion. Chris Bencher Distinguished Member of Technical Staff Applied Materials CTO group

Update on 193nm immersion exposure tool

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

(Complementary E-Beam Lithography)

Midaz Micro-Slab DPSS Lasers:

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

3D Integration Using Wafer-Level Packaging

Critical Dimension Enhancement of DUV Photolithography on the ASML 5500/300. Francesca Calderon Miramonte High School August 13th, 2015

Technology & Manufacturing

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004

Photolithography 光刻 Part I: Optics

Advanced Packaging Solutions

New Wave SiP solution for Power

MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS

Competitive in Mainstream Products

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

Chapter 7 Introduction to 3D Integration Technology using TSV

Nanotechnology, the infrastructure, and IBM s research projects

Integrated Photonics using the POET Optical InterposerTM Platform

Advancing MEMS R&D in materials, processes and devices to face major needs arising from the booming MEMS market

MeRck. AZ nlof technical datasheet. Negative Tone Photoresist for Single Layer Lift-Off APPLICATION TYPICAL PROCESS. SPIN CURVE (150MM Silicon)

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen

Photolithography II ( Part 2 )

Double Patterning Combined with Shrink Technique to Extend ArF Lithography for Contact Holes to 22nm Node and Beyond

MemsTech MSM3C-S4045 Integrated Silicon Microphone with Supplementary TEM Analysis

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Wireless Metrology in Semiconductor Manufacturing

Market and technology trends in advanced packaging

A new tool for next generation power semiconductors

Device Fabrication: Photolithography

Shooting for the 22nm Lithography Goal with the. Coat/Develop Track. SOKUDO Lithography Breakfast Forum 2010 July 14 (L1)

Photoresists & Ancillaries. Materials for Semiconductor Manufacturing A TECHCET Critical Materials Report

Acknowledgements. o Stephen Tobin. o Jason Malik. o Dr. Dragan Djurdjanovic. o Samsung Austin Semiconductor, Machine Learning

ASML Market dynamics. Dave Chavoustie EVP Sales Analyst Day, September 30, 2004

Sony IMX Megapixel, 1.4 µm Pixel 1/3.2 Optical Format CMOS Image Sensor

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th

Innovative Mask Aligner Lithography for MEMS and Packaging

ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline

Copyright 1997 by the Society of Photo-Optical Instrumentation Engineers.

Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap

Lecture Introduction

MEMS Technology Roadmapping

Akustica AKU2000 MEMS Microphone. MEMS Process Review

Processes for Flexible Electronic Systems

Major Fabrication Steps in MOS Process Flow

DTU DANCHIP an open access micro/nanofabrication facility bridging academic research and small scale production

LSI ON GLASS SUBSTRATES

End-of-line Standard Substrates For the Characterization of organic

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

Through-Silicon-Via Inductor: Is it Real or Just A Fantasy?

LED Cost and Technology Trends: How to enable massive adoption in general lighting

PUSHING LITHOGRAPHY TO ENABLE ULTIMATE NANO-ELECTRONICS. LUC VAN DEN HOVE President & CEO imec

MID Manufacturing Process.

Maxim MAX3940E Electro-Absorption Modulator Structural Analysis

Transcription:

Application-Based Opportunities for Reused Fab Lines Semicon China, March 17 th 2010 Keith Best Simax Lithography S I M A X A L L I A N C E P A R T N E R S

Outline Market: Exciting More than Moore applications are well suited for mature manufacturing technology Equipment: used production equipment can do the job with minimal adaptations Examples of equipment adaptations and process integration Page 2

COMPANY CONFIDENTIAL More than Moore is well suited for mature manufacturing technology Integration Density (design rule) 0.1 µm 0.2 µm 0.4 µm 0.8 µm 1.6 µm Moore s Law 300mm TFH Compound Semiconductors MEMS 3D IC 200mm Photonics Opto- MEMS More than Moore Lab-ona-chip Biochips Electronics RF Mechanics Optics Chemistry Biology Integration of functionality Page 3

MEMS is diverse and growing rapidly Si microphone Revenues 2007 ~ 7 B$ CAGR (units) 32% CAGR (rev): 17% Key MEMS Application Areas Telecommunications Accelerometer ( IC Mechanics) Automotive Medical Gyroscope ( UC Irvine) Consumer IT Peripherals Pressure sensor ( ST) Page 4 Source: Yole development 2008

Compound semiconductor (III-V) devices can be found everywhere Source: Yole Development 2008 Page 5

Applications Requirements and Trends MEMS Non-CMOS devices with a large diversity of non-standard processes on Si or glass Double side alignment Non-standard material & wafer stack handling Thick resist, large DoF, high topography & trenches, noncritical CD, but relatively tight CDU (<< 10%) Compound Semiconductor Materials are typically only available in smaller wafer sizes i-line or DUV T-Gate process to allow for high current densities 2" wafers, thinner wafers, backside alignment for backside Vias High RF needs push litho requirements towards 0.15 µm (e.g. SAW filters)

Outline Market Opportunities Overview Equipment: Used Lithography and Track systems Material handling and Process integration Page 7

Lithography and Track Requirements Lithography Front to Back-side Alignment: double side processing, passive above IC concepts Sensor apps require excellent CD control Pressure, filters, etc 5x reduction litho Superior stitching for large die manufacturing requires accurate stages High topography requires focus depth and flexibility on z-axis Ability to align on different focal planes Wafer Track Double sided processing & through hole Vias Wafer reverser Edge handling hotplates Edge grip chuck Bonded wafer applications and mixed wafer size runs require multiple wafer size handling Support for short shelf life resists and low volume applications require syringe dispensers Thick film applications require high viscosity pumps

Simax Lithography and Rite Track specialize in pre-owned equipment ASML PAS5500 ASML PAS 2500/5000 TEL Mark 7/8 TEL Mark Vz, VA SVG 90-S/SE SVG 8x, RT88e Page 9

Applications ASML and Rite Track 200mm systems Silicon Scan -ner PAS 5500/4x0 PAS 5500/11x0 PAS 5500/5x0, /7x0, /8x0 Stepper PAS 5500/3x0 PAS 5500/1x0, /2x0 PAS 5500/22 PAS 5500/80, /60 PAS 2500/5000 ( 6 wafers) ArF system (193nm) KrF system (248nm) i-line system (365nm) Track TEL Mk 7, Mk 8 (5-8 ) TEL Mk V (3-6 ) SVG 9x (4-8 ) SVG/RT 8x (2-8 ) TEL Mk Series SVG/Rite Track 1.6µm 0.8µm 0.4µm 0.2µm 0.1µm

Outline Market Opportunities Overview Equipment: Used Lithography systems Material handling and Process Integration Page 11

Material Handling: Lithography III V 2, 3 wafers & Pieces Holders and positioning rings Flexible materials Lamination to Holder wafers MEMS: Thin/Thick Wafers Allows the usage of wafer thickness between 140um 2000µm Page 12

Improved wafer table for ASML systems Flatter, harder (SiC) chucks with lower contact area 20 local data position (μm) 00 10 20 30 40 50 60 70 80 90 10 0.030 0.050 0.060 0.049 0.047 0.039 09 0.029 0.030 0.020 0.015 0.016 0.082 0.034 0.041 A verage M ax M in 0.031 0.082 0.014 08 0.025 0.036 0.014 0.024 0.016 0.026 0.034 0.015 0.048 0.040 07 0.030 0.036 0.028 0.033 0.038 0.032 0.043 0.023 0.024 0.051 06 0.038 0.015 0.020 0.028 0.027 0.027 0.022 0.014 0.016 0.055 05 0.037 0.018 0.016 0.039 0.033 0.026 0.030 0.032 0.022 0.039 04 0.038 0.034 0.019 0.035 0.048 0.029 0.035 0.026 0.027 0.043 03 0.031 0.033 0.016 0.042 0.019 0.017 0.016 0.014 0.037 0.037 02 0.032 0.030 0.021 0.025 0.033 0.015 0.039 0.037 Thickness and ring customization 01 0.026 0.036 0.031 0.032 0.041 0.039 20 A verage M ax M in 0.031 0.082 0.014 20 Page 13

RITE TRACK MEMS & LED ENHANCEMENTS www.ritetrack.com Need Double Sided Processing Through-Hole Via Wafer Processing Quick Wafer Size Change Special Resist Considerations Description Inline Front & Backside Wafer Processing Vacuumless Chuck Bonded Wafer Applications Mixed Size Wafer Runs Short Shelf-Life Resists Low Volume Applications High Viscosity Resists WAFER REVERSER EDGE GRIP CHUCK AUTO SIZE CHANGE SYRINGE DISPENSE RITE TRACK Solution April 10 14 INLINE DOUBLE SIDED WAFER PROCESSING EXCLUSION ZONE CONTACT EDGE HANDLING HOTPLATE BACKSIDE CONTACT IN OUTER 3-4 MM ONLY 150MM & 200MM EDGE GRIP DESIGN WITH FLAT/NOTCH ORIENTATION 150MM & 200MM WAFER ENHANCING TODAY S TECHNOLOGY INNOVATION FOR TOMORROW Rite Track Confidential Presentation 2009 RUN TWO WAFER SIZES WITH NO CHANGEOVER INCREASE PRODUCTIVITY A WINNING COMBINATION Production-Proven Track Systems + Rite Track Customized Solutions SYRINGE DISPENSE CONTROLLED AS ONE OF THE COAT DISPENSES QUICK EASY CHANGE-OUT HI VISCOSITY PUMPS RETROFIT ON EXISTING TOOL OR WITH SUPPLIED SYSTEMS SYSTEM INTEGRATION OR WITH SIDE CABINET ADDITIONS

Thick Resist for MEMS plating Recent improvements in chemically amplified i-line materials have provided solutions for higher NA systems Thick, DUV (248nm)resist has similar properties 2um (1:1) Dense Lines in 10um KMPR Isolated 0.3um trench in 4um resist AZ DTF8 Page 15

Conclusion Applications markets are growing fast Revenues 2007 ~ 7 B$ CAGR (units) 32% CAGR (rev): 17% Key MEMS Application Areas Telecommunications Automotive Medical Consumer IT Peripherals Mature technology equipment can very well handle these applications Solid process integration will optimize the production process Simax focuses on applications for mature technology equipment and is eager to support you Page 16

Thank You www. services.com S I M A X A L L I A N C E P A R T N E R S Page 17