Zero Drift, Bidirectional Current Shunt Monitor FEATURES High common-mode voltage range 4 V to 8 V operating.3 V to 85 V survival Buffered output voltage Gain = 2 V/V Wide operating temperature range: 4 C to +125 C Excellent ac and dc performance ±1 nv/ C typical offset drift ±5 µv typical offset ±5 ppm/ C typical gain drift 11 db typical CMRR at dc APPLICATIONS High-side current sensing 48 V telecom Power management Base stations Bidirectional motor control Precision high voltage current sources FUNCTIONAL BLOCK DIAGRAM V S R4 R1 IN OUT +IN R2 LDO R3 ENB REF Figure 1. 9592-1 GENERAL DESCRIPTION The is a high voltage, high resolution current shunt amplifier. It features a set gain of 2 V/V, with a maximum ±.35% gain error over the entire temperature range. The buffered output voltage directly interfaces with any typical converter. The offers excellent input common-mode rejection from 4 V to 8 V. The performs bidirectional current measurements across a shunt resistor in a variety of industrial and telecom applications, including motor control, battery management, and base station power amplifier bias control. The offers breakthrough performance throughout the 4 C to +125 C temperature range. It features a zero-drift core, which leads to a typical offset drift of ±1 nv/ C throughout the operating temperature range and the common-mode voltage range. Special attention is devoted to output linearity being maintained throughout the input differential voltage range of mv to ~25 mv. The also includes an internal 8 mv reference that can be enabled for optimal dynamic range in unidirectional current sense applications. The typical input offset voltage is ±5 µv. The is offered in an 8-lead MSOP package. Rev. A Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 916, Norwood, MA 262-916, U.S.A. Tel: 781.329.47 www.analog.com Fax: 781.461.3113 211 Analog Devices, Inc. All rights reserved.
TABLE OF CONTENTS Features... 1 Applications... 1 Functional Block Diagram... 1 General Description... 1 Revision History... 2 Specifications... 3 Absolute Maximum Ratings... 4 ESD Caution... 4 Pin Configuration and Function Descriptions... 5 Typical Performance Characteristics... 6 Theory of Operation... 1 Amplifier Core... 1 Output Clamping... 1 Application Notes... 11 Supply (VS) Connections... 11 Enable Pin (ENB) Operation... 11 Applications Information... 12 Unidirectional High-Side Current Sensing... 12 Bidirectional High-Side Current Sensing... 12 Motor Control Current Sensing... 12 Outline Dimensions... 13 Ordering Guide... 13 REVISION HISTORY 2/11 Rev. to Rev. A Changes to Features... 1 1/11 Revision : Initial Version Rev. A Page 2 of 16
SPECIFICATIONS TOPR = 4 C to +125 C, TA = 25 C, RL = 25 kω (RL is the output load resistor), input common-mode voltage (VCM) = 4 V, unless otherwise noted. Table 1. Parameter Min Typ Max Unit Test Conditions/Comments GAIN Initial 2 V/V Accuracy ±.1 % VO.1 V dc, TA Accuracy over Temperature ±.35 % TOPR Gain vs. Temperature ±5 ppm/ C TOPR VOLTAGE OFFSET Offset Voltage (RTI 1 ) ±2 µv 25 C Over Temperature (RTI 1 ) ±3 µv TOPR Offset Drift ±1 nv/ C TOPR Bias Current 2 13 µa TA, input common mode = 4 V, VS = 4 V 22 µa TOPR, input common mode = 4 V, VS = 4 V Common-Mode Input Voltage Range 4 8 V Common-mode continuous Differential Input Voltage Range 3 25 mv Differential input voltage Common-Mode Rejection (CMRR) 9 11 db TOPR Output Voltage Range Low.1 V Output Voltage Range High VS.1 V TA Output Impedance 2 Ω INTERNAL REFERENCE (ENB PIN CONNECTED TO ) Initial Value 8 mv Voltage at OUT with a differential input of V and a common-mode input of 4 V Offset (RTI 1 ) 15 +15 µv Offset Drift (RTO 4 ) ±1 µv/ C VS = NC or VS = 5 V REFERENCE (REF, PIN 7) Input Impedance 1.5 MΩ Input Current 3 6 µa Dependent on VREF/1.5 MΩ Input Voltage Range 5 V ENB not connected to Input-to-Output Gain 1 ±.1 V/V DYNAMIC RESPONSE Small-Signal 3 db Bandwidth 45 khz Slew Rate 1 V/µs NOISE.1 Hz to 1 Hz (RTI 1 ) 2.3 µv p-p Spectral Density, 1 khz (RTI 1 ) 11 nv/ Hz POWER SUPPLY Operating Range (Pin 2 Floating) 4 8 V Power regulated from common mode, VS pin floating VS Range (Pin 2) 4 5.5 V VS must be less than 5.5 V if standalone supply is used Quiescent Current over Temperature 8 µa Throughout input common mode Power Supply Rejection Ratio (PSRR) 9 11 db TOPR TEMPERATURE RANGE For Specified Performance 4 +125 C 1 RTI = referred to input. 2 Refer to Figure 8 for more information on the input bias current. This current varies based on the input common-mode voltage. The input bias current flowing to the +IN pin is also the supply current to the internal LDO. 3 The differential input voltage is specified as 25 mv because the output is internally clamped to 5.2 V. This ensures that the output voltage does not exceed the typical ADC input range, preventing damage. The can survive up to ±5 V differentially but will only amplify ~25 mv correctly due to the output clamping function. 4 RTO = referred to output. Rev. A Page 3 of 16
ABSOLUTE MAXIMUM RATINGS Table 2. Parameter Maximum Input Voltage ( +IN, IN to ) Differential Input Voltage (+IN to IN) Human Body Model (HBM) ESD Rating Operating Temperature Range (TOPR) Storage Temperature Range Output Short-Circuit Duration Rating.3 V to 85 V ±5 V ±2 V 4 C to +125 C 65 C to +15 C Indefinite Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ESD CAUTION Rev. A Page 4 of 16
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS +IN 1 V S 2 ENB 3 4 TOP VIEW (Not to Scale) 8 7 6 5 IN REF NC OUT NC = NO CONNECT. DO NOT CONNECT TO THIS PIN. Figure 2. Pin Configuration 9592-2 Table 3. Pin Function Descriptions Pin No. Mnemonic Description 1 +IN Noninverting Input. 2 VS Supply Pin. Bypass with a standard.1 μf capacitor. 3 ENB Connect to to enable the internal 8 mv reference. 4 Ground. 5 OUT Output. 6 NC Do not connect to this pin. 7 REF Reference Input. Connect to a low impedance voltage. 8 IN Inverting Input. Rev. A Page 5 of 16
TYPICAL PERFORMANCE CHARACTERISTICS 4 3 V OSI (µv) 38 36 34 32 3 28 26 24 4 2 2 4 6 8 1 12 14 TEMPERATURE ( C) Figure 3. Typical Input Offset vs. Temperature 9592-3 MAGNITUDE (db) 27 24 21 18 15 12 9 6 3 1k 1k 1k 1M FREQUENCY (Hz) Figure 6. Typical Small-Signal Bandwidth (VOUT = 2 mv p-p) 9592-6 CMRR (db) 14 13 12 11 1 9 8 7 6 4 C +25 C +125 C 5 1 1 1k 1k 1M FREQUENCY (Hz) Figure 4. Typical CMRR vs. Frequency 9592-4 TOTAL ERROR (%) 1 9 8 7 6 5 4 3 2 1 1 2 3 4 5 5 1 15 2 25 3 35 4 45 5 DIFFERENTIAL (mv) Figure 7. Total Output Error vs. Differential Input Voltage 9592-7 5 8 45 7 +IN GAIN ERROR (ppm) 4 35 3 25 2 BIAS CURRENT (µa) 6 5 4 3 2 15 1 4 2 2 4 6 8 1 12 TEMPERATURE ( C) Figure 5. Typical Gain Error vs. Temperature 9592-5 1 5 1 15 2 25 3 35 4 45 5 55 6 65 7 75 8 COMMON-MODE VOLTAGE (V) Figure 8. Input Bias Current vs. Input Common-Mode Voltage (Differential Input Voltage = 5 mv, VS = NC) IN 9592-8 Rev. A Page 6 of 16
5 45 5mV/DIV SUPPLY CURRENT (µa) 4 35 3 1mV/DIV 25 2 4 2 2 4 6 8 1 12 TEMPERATURE ( C) Figure 9. Supply Current vs. Temperature (VS = 5 V, VCM = 12 V) 9592-19 1µs/DIV Figure 12. Fall Time (Differential Input = 1 mv) 9592-11 5mV/DIV 1mV/DIV 2V/DIV 1mV/DIV 1µs/DIV 9592-9 5µs/DIV 9592-12 Figure 1. Rise Time (Differential Input = 1 mv) Figure 13. Fall Time (Differential Input = 2 mv) 2mV/DIV 1mV/DIV 2V/DIV 5µs/DIV 9592-1 2V/DIV 5µs/DIV 9592-13 Figure 11. Rise Time (Differential Input = 2 mv) Figure 14. Differential Overload Recovery, Rising Rev. A Page 7 of 16
2mV/DIV 2V/DIV 5µs/DIV Figure 15. Differential Overload Recovery, Falling 9592-14 MAXIMUM SOURCE CURRENT (ma) 9.5 9. 8.5 8. 7.5 7. 6.5 6. 5.5 5. 4.5 4. 4 3 2 1 1 2 3 4 5 6 7 8 9 1 11 12 13 14 15 TEMPERATURE ( C) Figure 18. Maximum Output Source Current vs. Temperature 9592-16 REFERENCE RTO (mv) 82. 81.5 81. 8.5 8. 79.5 VOLTAGE SWING FROM RAIL (V) 5.1 5. 4.99 4.98 4.97 4.96 4.95 4.94 4.93 4.92 4.91 79. 4 2 2 4 6 8 1 12 TEMPERATURE ( C) Figure 16. Internal Reference Voltage vs. Temperature (VS = 5 V, VS = NC, VCM = 12 V, Pin 1 (+IN) and Pin 8 ( IN) Shorted, Pin 3 (ENB) Shorted to Pin 4 ()) 9592-116 4.9.5 1. 1.5 2. 2.5 3. 3.5 4. 4.5 5. SOURCE CURRENT (ma) Figure 19. Output Voltage Swing from Rail vs. Output Source Current 9592-17 MAXIMUM SINK CURRENT (ma) 12. 11.5 11. 1.5 1. 9.5 9. 8.5 8. 7.5 7. 6.5 6. 5.5 5. 4 3 2 1 1 2 3 4 5 6 7 8 9 1 1112 TEMPERATURE ( C) Figure 17. Maximum Output Sink Current vs. Temperature 9592-15 VOLTAGE RANGE FROM (V) 25 2 15 1 5.5 1. 1.5 2. 2.5 3. 3.5 4. 4.5 5. SINK CURRENT (ma) Figure 2. Output Voltage Range from vs. Output Sink Current 9592-18 Rev. A Page 8 of 16
5 5V/DIV 4 1V/DIV COUNT 3 2 5ns/DIV Figure 21. Common-Mode Step Response, Rising 9592-19 1 4 3 2 1 1 2 3 4 GAIN DRIFT (ppm/ C) Figure 24. Gain Drift Distribution 9592-22 14 5V/DIV 12 1 1V/DIV COUNT 8 6 4 1µs/DIV Figure 22. Common-Mode Step Response, Falling 9592-2 2.6.4.2.2.4.6 OFFSET DRIFT (µv/ C) Figure 25. Input Offset Drift Distribution 9592-23 18 15 25 2 12 COUNT 9 COUNT 15 6 1 3 5 2 1 1 2 V OSI (µv) 9592-21 5 5 1 15 INTERNAL REF OFFSET DRIFT (µv/ C) 9592-24 Figure 23. Input Offset Distribution Figure 26. Internal REF Offset Drift Distribution, Referred to Output (RTO) Rev. A Page 9 of 16
THEORY OF OPERATION AMPLIFIER CORE In typical applications, the amplifies a small differential input voltage generated by the load current flowing through a shunt resistor. The rejects high common-mode voltages (up to 8 V) and provides a ground-referenced, buffered output. Figure 27 shows a simplified schematic of the. LOAD I LOAD I CHARGE V 2 V 1 4V TO 8V IN SHUNT +IN ENB R1 R2 REF LDO V REF R3 R4 Figure 27. Simplified Schematic V S 5V OUT C F 9592-27 The is configured as a difference amplifier. The transfer function is OUT = ((R4/R1) (V1 V2)) + VREF Resistors R4 and R1 are matched to within.1% and have values of 1.5 MΩ and 75 kω, respectively, meaning an inputto-output total gain of 2 V/V for the. The difference between V1 and V2 is the voltage across the shunt resistor, or VIN. Therefore, the input-to-output transfer function of the is OUT (V) = (2 VIN) + VREF The accurately amplifies the input differential signal, rejecting high voltage common modes ranging from 4 V to 8 V. The main amplifier uses a novel zero-drift architecture, providing the end user with breakthrough temperature stability. The offset drift is typically less than ±1 nv/ C. This performance leads to optimal accuracy and dynamic range. CLAMPING After the input common-mode voltage in the application is above 5.2 V, the internal LDO output of the also reaches its maximum value of 5.2 V, which is the maximum output range of the. Because in typical applications the output interfaces with a converter, clamping the output voltage to 5.2 V ensures that the ADC input is not damaged due to excessive overvoltage. Rev. A Page 1 of 16
APPLICATION NOTES SUPPLY (V S ) CONNECTIONS The includes an internal LDO, which allows the user to leave the VS pin floating, powering the directly from the voltage present at Pin 1 (+IN), provided this voltage is in the 4 V to 8 V range. A typical connection for the part in this configuration is shown in Figure 28. BATTERY I LOAD 4V TO 8V +IN SHUNT IN V S REF ENB OUT I CHARGE LOAD 2.5V Figure 28. Operation with No VS Connection The can also be powered from a separate low impedance supply at Pin 2 (VS); however, this voltage can only be in the 4 V to 5.5 V range. In cases where the high voltage bus is susceptible to noise, transients, or high voltage fluctuations and a 5 V supply is available, the can be used in the mode depicted in Figure 29. I LOAD I CHARGE BATTERY 4V TO SHUNT LOAD 8V +IN IN V S REF C F 5V 2.5V ENB OUT 9592-28 ENABLE PIN (ENB) OPERATION The includes an internal reference that can be enabled by connecting Pin 3 (ENB) to ground. This mode of operation is shown in Figure 3. BATTERY 4V TO 8V I LOAD SHUNT +IN IN V S REF ENB OUT LOAD Figure 3. Enabling the Internal 8 mv Reference In this configuration, the internal 8 mv reference is activated, and the output of the is 8 mv when the differential input voltage is V and the voltage at Pin 7 (REF) is also V. This internal reference is useful in unidirectional current measurements where the current being monitored has a very wide range. Setting the output starting point to 8 mv means that when the load current through the shunt resistor is A, the output is 8 mv. This ensures that the output errors due to initial offset and the output saturation range of the amplifier are overcome. In this mode, the transfer function of the becomes OUT (V) = OUT (V) = (2 VIN) +.8 V If Pin 3 is connected to ground, and therefore the internal reference is enabled, 8 mv must always be added to the transfer function of the. 9592-3 Figure 29. 5 V Supply Operation 9592-29 Rev. A Page 11 of 16
APPLICATIONS INFORMATION UNIDIRECTIONAL HIGH-SIDE CURRENT SENSING In the unidirectional high-side current sensing configuration, the shunt resistor is referenced to the battery (see Figure 31). High voltage is present at the inputs of the current sense amplifier. When the shunt is battery referenced, the produces a linear ground-referenced analog output. The supply pin, VS, of the can either be connected to a 5 V supply or left floating (see the Supply (VS) Connections section). LOAD I LOAD V 2 V 1 BATTERY (4V TO 8V) IN SHUNT +IN ENB R1 R2 LDO R3 R4 V S OUT I LOAD IN V 2 LOAD SHUNT +IN V 1 BATTERY (4V TO 8V) ENB R1 R2 REF LDO 2.5V R3 R4 Figure 33. Bidirectional Operation Using a 2.5 V Reference Input V S OUT The output transfer function curve for bidirectional operation using a 2.5 V reference input is shown in Figure 34. 5. 9592-33 REF Figure 31. Unidirectional Operation with ENB Connected to The output transfer function curve for unidirectional operation with ENB connected to is shown in Figure 32. 32 28 9592-31 VOLTAGE (V) 4.5 4. 3.5 3. 2.5 2. 1.5 1. VOLTAGE (mv) 24 2 16 12 8 4 1 2 3 4 5 6 7 8 9 1 VOLTAGE (mv) Figure 32. Output Transfer Function with ENB Connected to BIDIRECTIONAL HIGH-SIDE CURRENT SENSING Inputting a voltage at Pin 7 (REF) offsets the output of the and allows for bidirectional current sensing. The transfer function from the REF pin to the output is 1 V/V. For example, a 2.5 V REF input offsets the output of the to 2.5 V. See Figure 33 for typical connections. The user must ensure that the voltage applied at Pin 7 (REF) is from a low impedance source. 9592-32.5.15.1.5.5.1.15 VOLTAGE (V) Figure 34. Transfer Function When Using a 2.5 V Reference Input MOTOR CONTROL CURRENT SENSING The is a practical, accurate solution for high-side current sensing in motor control applications. In cases where the shunt resistor is referenced to a battery and the current flowing is bidirectional (as shown in Figure 35), the monitors the current with no additional supply pin necessary. +IN IN V S REF ENB OUT V REF I MOTOR BATTERY MOTOR Figure 35. High-Side Current Sensing in Motor Control 9592-35 9592-34 Rev. A Page 12 of 16
OUTLINE DIMENSIONS 3.2 3. 2.8 3.2 3. 2.8 8 1 5 4 5.15 4.9 4.65 PIN 1 IDENTIFIER.65 BSC.95.85.75.15.5 COPLANARITY.1.4.25 1.1 MAX 6 15 MAX.23.9 COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 36. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters.8.55.4 1-7-29-B ORDERING GUIDE Model 1 Temperature Range Package Description Package Option Branding BRMZ 4 C to +125 C 8-Lead Mini Small Outline Package [MSOP] RM-8 Y3K BRMZ-RL 4 C to +125 C 8-Lead Mini Small Outline Package [MSOP] RM-8 Y3K 1 Z = RoHS Compliant Part. Rev. A Page 13 of 16
NOTES Rev. A Page 14 of 16
NOTES Rev. A Page 15 of 16
NOTES 211 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D9592--2/11(A) Rev. A Page 16 of 16