DSP based Digital Control Design for DC-DC Switch Mode Power Converter. Shamim Choudhury Texas Instruments Inc.

Similar documents
Another Compensator Design Example

Course Outline. Time vs. Freq. Domain Analysis. Frequency Response. Amme 3500 : System Dynamics & Control. Design via Frequency Response

Cable Compensation of a Primary-Side-Regulation (PSR) Power Supply

Dr Ian R. Manchester

Loop Compensation of Voltage-Mode Buck Converters

UCD3138 Control Theory UCD3138 Digital Controller Control Theory

Using Sipex PWM Controllers for Boost Conversion

ME 5281 Fall Homework 8 Due: Wed. Nov. 4th; start of class.

AN294. Si825X FREQUENCY COMPENSATION SIMULATOR FOR D IGITAL BUCK CONVERTERS

A DSP based Digitally Controlled Interleaved PFC Converter

Outline. Digital Control. Lecture 3

Lecture 7:Examples using compensators

Effects of Quantization on Digital Buck Converter Switch Mode Power Supply

Methodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard

ECE317 : Feedback and Control

Filter Design in Continuous Conduction Mode (CCM) of Operation; Part 2 Boost Regulator

CDS 101/110: Lecture 9.1 Frequency DomainLoop Shaping

Implementation and Simulation of Digital Control Compensators from Continuous Compensators Using MATLAB Software

Using an automated Excel spreadsheet to compensate a flyback converter operated in current-mode. Christophe Basso, David Sabatié

Stability Analysis of Bus Architecture

CONTROLLER DESIGN FOR POWER CONVERSION SYSTEMS

Fixed Frequency Control vs Constant On-Time Control of Step-Down Converters

Lecture 8 ECEN 4517/5517

DESIGN AND ANALYSIS OF MULTIPHASE DC-DC CONVERTERS WITH COUPLED INDUCTORS

Foundations (Part 2.C) - Peak Current Mode PSU Compensator Design

Efficient and optimized design of Synchronous buck converter with feedback compensation in 130nm technology

DC/DC Converter. Introduction

PSIM SmartCtrl link. SmartCtrl Tutorial. PSIM SmartCtrl link Powersim Inc.

Multi-Phase Clock-less Switching Converter with EMI Noise Reduction

Magnetic Levitation System

Welcome. High Efficiency SMPS with Digital Loop Control

Digital Control Technologies for Switching Power Converters

Evaluation Board for ADP2118 EVAL-ADP2118

Background (What Do Line and Load Transients Tell Us about a Power Supply?)

Transient Modeling of Z-Source Chopper with and without ESR used for Control of Capacitor Voltage BYAMAKESH NAYAK 1, SASWATI SWAPNA DASH 2

CHAPTER 2 PWM AND PSM DC/DC BUCK CONVERTERS

A Novel on Design and Analysis of on Chip Low Drop out Regulator for Improving Transient Response

Graphical User Interface Based Controller Design for Switching Converters

Classical Control Design Guidelines & Tools (L10.2) Transfer Functions

3A, 24V Asynchronous Step Down DC/DC Converter

CDS 101/110: Lecture 8.2 PID Control

Frequency Response Analysis and Design Tutorial

January 2001 Power Management Products SLVU044

BUCK Converter Control Cookbook

ME451: Control Systems. Course roadmap

Christophe Basso Technical Fellow IEEE Senior Member

Readings: FC: p : lead compensation. 9/9/2011 Classical Control 1

Peak Current Mode Control Stability Analysis & Design. George Kaminski Senior System Application Engineer September 28, 2018

Department of Electrical & Computer Engineering Technology. EET 3086C Circuit Analysis Laboratory Experiments. Masood Ejaz

Bode Plot for Controller Design

Core Technology Group Application Note 2 AN-2

Exclusive Technology Feature. SIMPLIS Simulation Tames Analysis of Stability, Transient Response, and Startup For DC-DC Converters

Techcode. 1.6A 32V Synchronous Rectified Step-Down Converte TD1529. General Description. Features. Applications. Package Types DATASHEET

1.2 KW, N+1 REDUNDANT, POWER-FACTOR CORRECTED, 12V FRONT END

Dr Ian R. Manchester Dr Ian R. Manchester Amme 3500 : Root Locus Design

Engineer-to-Engineer Note

0.1uF BST. 0.1uF S1 D2 SW OCP N X p. 15k COMP

Digital Control Methods for Current Sharing of Interleaved Synchronous Buck Converter

A Multi-phase VCO Quantizer based Adaptive Digital LDO in 65nm CMOS Technology

ECE317 Homework 7. where

MP2235 High-Efficiency, 3A, 16V, 800kHz Synchronous, Step-Down Converter

Chapter 4 Design of a Digital Tri-mode Controller

Digitally Controlled Point of Load Converter with Very Fast Transient Response

XM5202/XM5202F. 2A 1.5MHz Synchronous Step-Down DC/DC Converter GENERAL DESCRIPTION APPLICATIONS FEATURES

Modelling and Simulation of Closed Loop. Controlled DC-DC Converter Fed Solenoid Coil

DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. 500KHz, 18V, 2A Synchronous Step-Down Converter

Designing low-frequency decoupling using SIMPLIS

AN1126 APPLICATION NOTE CURRENT SHARING OF THE L4973 IN A MULTIPHASE APPLICATION

Power supplies are one of the last holdouts of true. The Purpose of Loop Gain DESIGNER SERIES

180KHz, 5A Step-down Converter With Cable Dropout Compensation

Practical Control Design for Power Supplies. Power Seminar 2004/2005

Design of Compensator for Dynamical System

Lecture-44. EE5325 Power Management Integrated Circuits

Step-by-Step Design Guide for Digital Peak Current Mode Control: A Single- Chip Solution

Utilizing a Digital PWM Controller to Monitor the Health of a Power Supply

Homework Assignment 13

ACE726C. 500KHz, 18V, 2A Synchronous Step-Down Converter. Description. Features. Application

STUDY OF RC AND RL CIRCUITS Venue: Microelectronics Laboratory in E2 L2

ADAPTIVE CONTROL METHODS FOR DC-DC SWITCHING POWER CONVERTERS VARAPRASAD ARIKATLA

Specify Gain and Phase Margins on All Your Loops

FEATURES DESCRIPTION APPLICATIONS PACKAGE REFERENCE

Fast Transient Digitally Controlled Buck Regulator. With Inductor Current Slew Rate Boost. Ahmed Hashim

RC4741 General Purpose Operation Amplifier

idesyn id8802 2A, 23V, Synchronous Step-Down DC/DC

TFT-LCD DC/DC Converter with Integrated Backlight LED Driver

SP7650 LX 26 LX 25 LX 24 LX 23 VCC 22 GND 21 GND 20 GND 19 RBST 20 BST NC 17 LX 16 LX 15 LX 14. D1 BZX384B5V6 Vz=5.6V

Engine Control Workstation Using Simulink / DSP. Platform. Mark Bright, Mike Donaldson. Advisor: Dr. Dempsey

The Technology Behind the World s Smallest 12V, 10A Voltage Regulator

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

A Model Based Digital PI Current Loop Control Design for AMB Actuator Coils Lei Zhu 1, a and Larry Hawkins 2, b

Microcontroller based peak current mode control using digital slope compensation

LDO Regulator Stability Using Ceramic Output Capacitors

IK A Synchronous Buck Regulator. Technical Data. Description. Features. Application

Homework Assignment 13

Current Mode PWM Controller

Digital Control of A Multi Level Inverter To Improve Gain And Control Performance

Testing and Stabilizing Feedback Loops in Today s Power Supplies

ACE722A. 2A 3MHz 6V Synchronous Buck Converter

FAN8301 2A, 16V, Non-Synchronous, Step-Down, DC/DC Regulator

LSP A 23V Synchronous Buck Converter. General Description. Features. Applications. LSP5526 Rev of /8/1.

Transcription:

DSP based Digital Control Design for DC-DC Switch Mode Power Converter Shamim Choudhury Texas Instruments Inc. 1

Digital Control of DC/DC Converter DC/DC Buck Converter Iin Io Vo Vin L C RL Vin = 4V ~ 6V, Vo = 1.6V, Io = 16A L = 1uH, C = 1620uF, ESR = 0.004 ohm PWM Freq = 250kHz, Digital Control Loop Sampling Freq, fs = 250kHz, Voltage Control Loop Bandwidth = 20kHz, Phase Margin = 45 deg Settling Time < 75uSec 2

Digital Control of DC/DC Converter N N+1 Sampling period (Ts) Sampling Scheme 1 PWM period n n+1 Sample to PWM Update Delay T d = 0.5T s (Computation Delay) PWM/ ADC ADC conv time Int Update PWM Int ISR Code execution Context save Execute Controller Context restore spare Back-ground t PWM/ADC N Sampling period (Ts) PWM period ADC conv time N+1 n n+1 Update PWM Update PWM Sampling Scheme 2 Sample to PWM Update Delay T d = 2.0T s (Computation Delay) Update PWM Int ISR Int Code execution Context save Execute Controller Context restore spare Back-ground t 3

Vin Iin Digital Control of DC/DC Converter Control Design by Emulation L C RL Vo Vos Kd Output Voltage Sensing Gain Vo(n) G P (s) = Vo d d PWM U(n) TMS320F2810 Gc(z) A/D Vo(n) E(n) Vref + Vo 2V 7FFFFFFF V o ( n) = V 7FFFFFFh => Kd=0.5 o K d V = V o omax ( n) K d max = K V d omax = K V d 1 omax, for V o ( n) 0 in Q31 00000000 4

Digital Control of DC/DC Converter Control Design by Emulation Vin=5.0, RL=0.1, Kd=0.5, L=1uH, C=1620uF, Rc=0.004 ohm, Ignore Sample & Hold (S&H) Effect, PWM Modulator Gain Fm = 1, Continuous Plant Gp1(s) = Kd.Fm.Gp(s), 1.62x10-5 s + 2.5 Gp1(s) = --------------------------------------- 1.685x10-9 s 2 + 1.648x10-5 s + 1 Gc(s) =?, Gc(z) =? d Fm U(n) Vo Gp(s) Kd Vo(n) E(n) Gc(z) Vref + 5

Digital Control of DC/DC Converter Use Matlab SISOTOOL for the plant Gp1(s) and design the continuous controller Gc1(s) Continuous System Bode Plot (Matlab) s-plane root locus (Matlab) Settling Time(1%) < 45uS BW = 25kHz, PM = 71 deg 14.3 s^2 + 651400 s + 7.2e009 Gc1(s) = ------------------------------------------ s^2 + 125600 s 6

Digital Control of DC/DC Converter Compute Equivalent Discrete Controller Gc(z) 1. Discrete Equivalents via Numerical Integration 1a. Forward rule, s= (z-1)/t s 2a. Backward rule, s = (z-1)/zt s 3a. Trapezoidal/Tustin/Bilinear, s = 2(z-1)/T s (z+1) 2. Pole-Zero Matching Equivalents, z = e sts 3. Hold Equivalents : zero-order-hold (ZOH), first-order-hold (FOH) In Matlab, Gc_z = c2d(gc_s, Ts, 'matched') 12.34 z^2-22.53 z + 10.28 Gc1(z) = ------------------------------------------- z^2-1.605 z + 0.6051 In Matlab, Gc_z = c2d(gc_s, Ts, tustin') 12.49 z^2-22.81 z + 10.41 Gc1(z) = ------------------------------------ z^2-1.598 z + 0.5985 [pole-zero matched, T s = 4uSec] [Tustin, T s = 4uSec] 7

Discrete System Bode Plot, Pole-Zero Matched Controller, Gp1(z)*Gc1(z) Digital Control of DC/DC Converter Control Design by Emulation (Matlab) BW = 25.2kHz, PM = 53.1 deg, GM = 11.3dB Transient Response (Fpwm = 250KHz), Pole-Zero Matched Controller Gp1(z)*Gc1(z) Discrete System Bode Plot, Tustin Controller, Gp1(z)*Gc1(z) (Matlab) BW = 25.4kHz, PM = 53.6 deg, GM = 11.2dB 8

Digital Control of DC/DC Converter Direct Digital Control Iin Vo Vin L C RL Kd Vo G P (s) = d d D/A (ZOH) Hc U(n) Gc(z) T s Vo(n) E(n) + Comp Delay Model Hc = e -std, Td = Comp Time Delay TMS320F2810 Vref 9

Direct Digital Control of DC/DC Converter Effect of Sampling & Hold Time Delay Ts/2 PM = 33.18 deg Ts ZOH = -ωts/2 = -180f/fs fs = 250kHz, f = 7.25kHz, additional phase lag of 5.2 PM = 28 deg f = 125kHz, additional phase lag of 90 10

Digital Control of DC/DC Converter Direct Digital Control Vin=5.0, RL=0.1, Kd=0.5 L=1uH, C=1620uF, Rc=0.004 ohm Gp(z) d ZOH Gp(s) Vo Kd 1.62x10-5 s + 2.5 Kd.Gp(s) = ------------------------------------- 1.685x10-9 s 2 + 1.648x10-5 s + 1 ZOH(s) = (1 e -sts )/s Hc = e -std Discrete Plant Model, Gp(z) = Z{ZOH(s).Kd.Gp(s).Hc} U(n) Gc(z) Vo(n) E(n) Vref Gp1(z) = (0.0494z - 0.0261)/(z 2-1.952 z + 0.962), [Td=0, Hc = 1] Hc T s + 11

Direct Digital Control of DC/DC Converter Use Matlab SISOTOOL for Gp1(z), and design Gc2(z) Discrete System Bode Plot, 2 Pole 2 Zero Type Controller, Gp1(z)*Gc2(z) (Td=0) BW = 27.9kHz, PM = 61.6 deg, GM = 9dB Gp1(z)*Gc2(z) Settling Time(1%) < 56 usec 14.87 z^2-26.91 z + 12.16 Gc2(z) = ------------------------------------- z^2-1.473 z + 0.4731 12

Direct Digital Control of DC/DC Converter Effect of Computation Delay Bode Plot (Matlab) Plant with computation delay [T d = 0.5T s ], Gp2(z) = (0.022z^2+0.017z - 0.158)/z(z^2-1.952 z + 0.962), Controller with no delay compensation, Gc2(z)=(14.87 z^2-26.91 z + 12.16)/(z^2-1.473 z + 0.4731 ) Gp2(z)*Gc2(z) Phase Lag, Hc = -ωt d = -360fT d Loss of PM from (Gp1*Gc2) to (Gp2*Gc2) = 61.6-41 = 20.6 deg BW = 26.9kHz, PM = 41 deg, GM = 7.46dB Hc = 360(26900)(2uS) = 19.37 deg 13

Direct Digital Control of DC/DC Converter Bode Plot (Measured) Gp2(z)*Gc2(z) BW = 22.45kHz, PM = 40 deg, GM = 10.7dB 14

Direct Digital Control of DC/DC Converter Transient Response (F pwm = 250KHz) Gp2(z)*Gc2(z) 15

Direct Digital Control of DC/DC Converter Effect of Computation Delay Bode Plot (Matlab) Plant with increased computation delay [T d = 2.0T s ], Gp3(z) = (0.022z^2+0.017z - 0.159)/z^2(z^2-1.954 z + 0.963), Controller with no delay compensation, Gc2(z)=(14.87 z^2-26.91 z + 12.16)/(z^2-1.473 z + 0.4731 ) 2 Pole 2 Zero Type Controller Gp3(z)*Gc2(z) Phase Lag, Hc = -ωtd = -360fTd BW = 27.9kHz, PM = -19.0 deg, GM = -2.22dB, Unstable Loop. Loss of PM from (Gp1*Gc2) to Gp3*Gc2 = 61.6 (-19) = 80.6 deg Hc = 360(27900)2(4uS) = 80.35 deg 16

Direct Digital Control of DC/DC Converter Transient Response (Fpwm = 250KHz) Unstable System, Uncompensated for Computation Delay Gp3(z)*Gc2(z) 17

Direct Digital Control of DC/DC Converter Redesigned Controller with Delay Compensation Bode plot (Matlab) 3 Pole 3 Zero Type Controller Gp3(z)*Gc3(z) BW = 16.1kHz, PM = 46.4 deg, GM = 3.77dB 14.4 z^3 31.1 z^2 + 20.1 z 3.376 Gc3(z)=U/E= ------------------------------------------------- z^3-1.235 z^2 + 0.2362 z - 0.00115 18

Direct Digital Control of DC/DC Converter Redesigned Controller with Delay Compensation Bode plot (Measured) Gp3(z)*Gc3(z) BW = 15.28kHz, PM = 41.76 deg, GM = 3.4dB 19

Direct Digital Control of DC/DC Converter Transient Response (Fpwm = 250KHz) System Compensated for Computation Delay Gp3(z)*Gc3(z) 20

Digital Control of DC/DC Converter Voltage Mode Control: Computation Flow, Benchmark Results 14.87 z 2 26.91 z + 12.16 14.87 26.91 z -1 + 12.16 z -2 Gc(z) = U/E = ------------------------------------ = ------------------------------------------- z 2-1.473 z + 0.4731 1 1.473 z -1 + 0.4731 z -2 ( n 2) + a1 U( n 1) + b2 E( n 2) + b1 E( n 1) + b E( n) U ( n) = a2 U 0 Usat ( n) = min U ( n) max Dprd = Usat ( n) PWMPRD Vref Vo Gc(z) Dprd TMS320C28x=150MHz (32-bit implementation) Sampling Freq (KHz) Cycles Overhead Available Cycles Cycles/loop Number of Loops 250 600 41 559 26 21.5 500 300 41 259 26 9.96 21

Digital Control of DC/DC Converter Sampling Frequency (fs) Selection Hc = -ωt d = -360fT d = -360f(kT s ) = -360k /(fs/f), [ k = T d /T s ] fc = crossover frequency Phase Lag (Hc) 120 100 80 60 40 20 fs/fc=5 fs/fc=10 fs/fc=12.5 fs/fc=20 0 0 0.25 0.5 0.75 1 1.25 1.5 1.75 2 K Computation Delay per unit Ts, (Td /Ts) 22

Digital Control of DC/DC Converter Sampling Frequency (fs) Selection fs = 12.5*fc fs = 20*fc fs = 30*fc 23

Digital Control of DC/DC Converter PWM Resolution & Limit Cycle DSP Clock Freq = 150MHz, fpwm = 250kHz, PWM Duty Ratio Resolution = 1/(150M/250k) = 1/600 = 0.167% ADC resolution = 10bits, Vo = 2V (max), Vo Sensing Resolution Vad = 2V/1024 = 1.95mV Vin PWM Vpwm For Vin = 5V, Applied Volt Resolution Vpwm1 = 5V/600 = 8.33mV, For Vin = 2V, Applied Volt Resolution Vpwm2 = 2V/600 = 3.33mV, Vo Sense circuit A/D Vad Vpwm1 > Vad, => Limit Cycle Vpwm2 Vad, => Negligible Limit Cyc. Vin = 5V Vo = 1.6V Vin = 2V Vo = 0.8V 24