PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Similar documents
PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

PI3HDMI1210(-A) PI3HDMI1210-A Demo Board Rev.A User Manual

1 Introduction External Component Requirements AC Coupling Capacitors on high speed lanes... 2

PI3HDMI231-A/B PI3HDMI231-A/B Demo Board Rev.B User Manual by Ada Yip

PI3USB102 PI3USB102 Demo Board Rev.A User Manual

Ruth Kastner Eli Moshe. Embedded Passives, Go for it!

PI3HDMI201 PI3HDMI201 HDMI-HDMI Demo Board Rev.A User Manual by Ada Yip

Demystifying Vias in High-Speed PCB Design

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

PCI-EXPRESS CLOCK SOURCE. Features

Application Note 5012

Application Note 5011

Application Note 1360

CAD Layout Recommendations for the PowerBlox Family

PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT

Intel 82566/82562V Layout Checklist (version 1.0)

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

Application Note AN-00502

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

TMS320C6474 DDR2 Implementation Guidelines

ABA GHz Broadband Silicon RFIC Amplifier. Application Note 1349

Guide to CMP-28/32 Simbeor Kit

Texas Instruments DisplayPort Design Guide

Reference Guide RG-00110

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

RB02. Hardware Reference Guide. Qualcomm Technologies, Inc. 80-YA Rev. A July 3, 2017

PCB Routing Guidelines for Signal Integrity and Power Integrity

UM :XX. 6 Line ESD/EMI Protection for Color LCD Interfaces UM6401 DFN General Description

RB01 Development Platform Hardware

SBB-3089Z Pb MHz InGaP HBT Active Bias Gain Block

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

Design Considerations for High-Speed RS-485 Data Links

CMT2300AW Schematic and PCB Layout Design Guideline

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

Maxim Integrated Products 1

APPLICATION NOTE. System Design for RF Immunity

MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

Surface Mount SOT-363 (SC-70) Package. Pin Connections and Package Marking GND 1 4 V CC

CMT211xA Schematic and PCB Layout Design Guideline

CMT2210A Schematic and PCB Layout Design Guideline

Effective Routing of Multiple Loads

Application Note 5525

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Features. Parameter Conditions Min. Typ. Max Units

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description

UM Line ESD/EMI Protection for Color LCD Interfaces DFN General Description. Rev.06 Dec.

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

HMC722LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME AND/NAND/OR/NOR GATE, w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

RFPA5542 WLAN POWER AMPLIFIER 5 GHz WLAN PA (11a/n/ac)

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

1000BASE-T1 EMC Test Specification for Common Mode Chokes

HMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

Impedance Matching to 50Ω

HMC744LC3 HIGH SPEED DIGITAL LOGIC - SMT. Typical Applications. Features. General Description. Functional Diagram

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

HMC959LC3 HIGH SPEED LOGIC - SMT. 26 GHz, DIVIDE-BY-4 WITH RESET & PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram

AN4819 Application note

MK3721 LOW COST 16.2 TO 28 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET. MK3721D is recommended for new designs.

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

MK3727D LOW COST 24 TO 36 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

Application Note 5499

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

Product Datasheet P MHz RF Powerharvester Receiver

TEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Rise / Fall Time Differential,

MIC5202. Dual 100mA Low-Dropout Voltage Regulator. Features. General Description. Pin Configuration. Ordering Information. Typical Application

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

HMC723LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.

CHAPTER 4. Practical Design

HMC940LC4B. 13 Gbps, 1:4 FANOUT BUFFER w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram. General Description

Logic Analyzer Probing Techniques for High-Speed Digital Systems

SBB-5089Z GHz, Cascadable Active Bias InGaP HBT MMIC Amplifier

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

HMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

8. QDR II SRAM Board Design Guidelines

/14/$ IEEE 939

ICS HIGH PERFORMANCE VCXO. Features. Description. Block Diagram DATASHEET

Lowpass Filters. Microwave Filter Design. Chp5. Lowpass Filters. Prof. Tzong-Lin Wu. Department of Electrical Engineering National Taiwan University

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

Low Loss, Low Cost, Discrete PIN diode based, Microwave SPDT and SP4T Switches

Matched Length Matched Delay

The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high

ICS7151A-50 SPREAD SPECTRUM CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

*Exposed pad. Ferrite beads (0805) Murata BLM21A102S C15, C16, C31, C32, C37, C45. Maxim Integrated Products 1

Transcription:

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and 1.3a. Rev. 1.3a has a more relaxed specification which allows an occurrence of a single excursion out to a max/min of 100Ω±25% and of a duration less than 250ps. Generating PCB layout with care can compensate or prevent from significant deviation from desired impedance. General PCB knowledge (PCB Selection, Critical Trace Length and Microstrip Stub Effect) and impedance control on 4-layer PCB of 1080+2116 will be discussed in this layout guideline. PCB Selection Although 4-layer FR4 PCB with 2116 (high-density) is popular for PC motherboard, it will be costly if impedance control is required and its insertion loss is not acceptable. Therefore, it is not recommended in HDMI applications. Instead, of 1080+2116 (mid-density) or 2116+7628 (low-density) is recommended. With different s, trace width and spacing have to be adjusted accordingly. Recommended dimensions are stated below. For 1080+2116 : For 2116+7628 : (a) Stack Up 1080+2116 Gnd 7.3 mil (a) Stack Up 2116+7628 Gnd 11.6 mil Core 44 mil Core 31 mil Power 1080+2116 7.3 mil Power 2116+7628 11.6 mil (b) Isolation Spacing (b) Isolation Spacing 30 mil 45 mil (c) 100Ω Differential Trace Width/Spacing W/S = 8.0 / 9.0 mil or 9.0 / 11 mil for long traces (d) 50Ω SE Trace Width W = 12 mil (c) 100Ω Differential Trace Width/Spacing W/S = 8.5 / 6.5 mil or W/S = 12 / 7.0 mil for long traces (d) 50Ω SE Trace Width W = 20 mil Table 1: PCB Recommendation Normally, PCB manufactories control width and spacing of traces at ±1-mil tolerance. At the locations of HDMI connector, components and IC devices, the tolerance is best adjusted to ±0.5mil so as to reduce deviation. The trade off is cost. Page 1 of 7 AN204 06/27/07

Critical Trace Length To prevent from signal reflection, signal trace length cannot be longer than the following two critical length limitations: (a) 1/16 wavelength of, λ; the relationship between signal wavelength and signal frequency is defined as and where ε R = 4.3 ~ 4.7 and μ R ~ 1 for FR4 material. For a 1.25GHz signal running on FR4 material, critical length limitation is determined as Critical Length < (1/16)λ 280 mil; (b) 1/3 length of rising edge of signal; the length, l, is defined as where l = length of rising edge of signal in inch Tr = rise time of signal in ps D = delay in ps/inch The delay of FR4 material is 180 ps/inch. As Tr for HDMI signal is 200ps, signal speed cannot exceed 370 mil which is derived from 1 Critical Length < 3 200 ps 1,000mil / in = 370 mil. 180 ps / in If the signal traces are long, it is recommended to use wider differential trace width and spacing since the impedance is more consistent and easier to be controlled if the width is increased. Please refer to Table 1 for detailed width and spacing selection. Page 2 of 7 AN204 06/27/07

Microstrip Stub Effect As stub adds reactance to PCB trace and lowers the trace impedance, it is not preferable to create any stub on HDMI layout. If an open stub is 1/2 wavelength long, it seems to have a shunt capacitor shorted to Ground on the trace. Likewise, if a short stub is 1/2 wavelength long, it seems to add an inductor or an open on the trace. Figure 1: ½λ Open Stub Figure 2: ½λ Short Stub If it is unavoidable, stub must be kept shorter than 1/6 length of rising edge of signal. In practice, for a 200-ps HDMI signal, the length of stub cannot be longer than 1/6 200ps = 33ps. Page 3 of 7 AN204 06/27/07

Compensation of Solder Pad / Via Solder pad and via create discontinuities of traces. As a result, the trace impedance will be lowered. Creating holes on ground plane of PCB under these components can minimize the capacitance between pad/via and ground plane so as to compensate the impact on trace impedance. Dimensions of holes are recommended in (i) (iv) in Section (A). The HDMI connector pads are designed to interact with connector pins so as to produce desired trace impedance and create robust signal paths. In order to achieve these, the reference plane, which is the ground plane for HDMI connector in the example in (v) in Section (A), should be removed immediately under the solder pads. A case study of restricted PCB area is provided in Section (B) for reference. Section (A): Recommended Dimensions of Holes on Ground Plane A PCB of 1080+2116 is used as an example below. Differential trace width and spacing of 8.0 and 9.0 mil are employed. The dimensions of holes on the ground layer are drawn. (i) Under 0603 ESD / Pull-up Resistor Pads Figure 3: Layout Recommendation of ESD / Pull-up Resistors in 0603 Package (ii) Under 0402 ESD / Pull-up Resistor Pads Figure 4: Layout Recommendation of ESD / Pull-up Resistors in 0402 Package Page 4 of 7 AN204 06/27/07

(iii) Under Solder Pads of HDMI Switch, e.g. TQFN-56 below (iv) Under Via Figure 5: Layout Recommendation of HDMI Switch Figure 6: Layout Recommendation of Via Page 5 of 7 AN204 06/27/07

(v) Under HDMI Connector Pads of 3 High-speed Pairs and 1 Clock Pair Figure 7: Layout Recommendation of HDMI Connector Section (B): Case Study of Restricted Area on PCB In practice, spacing on PCB is often a concern on layout; also, vias and stubs are unavoidable to connect ESD components and/or pull-up resistors on the bottom metal layer of PCB. A PCB including ESD components, vias and pull-up resistors is provided for your reference below. Figure 8: Top Metal Layout Recommendation of PCB with ESD + Via + Pull-up Resistors Page 6 of 7 AN204 06/27/07

Recommendations: (a) Place vias as close to HDMI connector as possible - When signals travel from HDMI connector to HDMI solder pads, the impedance is increased because of dielectric change. This increase can help compensating the impedance drop introduced by vias if the vias are located close to HDMI connector. - As the vias are close to HDMI connector, there may not be enough space to route 100Ω differential traces between HDMI connector and vias. 50Ω single-ended traces can be employed there, instead, provided that the distance is short. (b) Remove ground plane under solder pads of HDMI signal and clock pairs (c) Use passive components (pull-up resistors and/or ESD protectors) with small package - 0402 package instead of 0603 is recommended as smaller solder pads have less impact on trace impedance. (d) Use 9.0/11 mil as trace width and spacing of differential signal traces - Impedance is more controllable if trace is wider. - Appropriate PCB prepreg must also be followed such that the trace impedance is within impedance tolerance. Please refer to PCB and Impedance Tolerance Sections for details. (e) Use stubs as short as possible - The stubs between ESD protectors and vias, and vias and pull-up resistors must be shorter than 1/6 length of rising edge of signal as described in Microstrip Stub Section. (f) Remove ground plane under resistor/esd pads and vias - The hole must be big enough to cover all ESD protector pads, vias and pull-up resistor pads for all four pairs of signals at one HDMI connector. Please refer to Figure 9. Figure 9: Ground Layer Recommendation of PCB with ESD + Via + Pull-up Resistors Page 7 of 7 AN204 06/27/07