Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #4: Analysis and Simulation of a CMOS Mixer

Similar documents
Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF)

TSEK03 LAB 1: LNA simulation using Cadence SpectreRF

Integrated Radio Electronics. Laboratory 3: Mixer

A GSM Band Low-Power LNA 1. LNA Schematic

LNA Design Using SpectreRF. SpectreRF Workshop. LNA Design Using SpectreRF MMSIM6.0USR2. November

Course Project Topic: RF Down-Conversion Chain Due Dates: Mar. 24, Apr. 7 (Interim reports), Apr. 28 (Final report)

Quiz2: Mixer and VCO Design

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Noise Figure Degradation Analysis of Power/Ground Noise on 900MHz LNA for UHF RFID

Course Project Topic: RF Down-Conversion Chain Due Dates: Mar. 27, Apr. 15 (Interim reports), May. 11 (Final report)

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

SmartSpice RF Harmonic Balance Based RF Simulator. Advanced RF Circuit Simulation

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Today s communication

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Advanced RFIC Design ELEN359A, Lecture 3: Gilbert Cell Mixers. Instructor: Dr. Allen A Sweet

SmartSpice RF Harmonic Balance Based and Shooting Method Based RF Simulation

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

Design of a Low Noise Amplifier using 0.18µm CMOS technology

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Faculty of Engineering 4 th Year, Fall 2010

Agilent 1GC GHz Packaged Active Mixer

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

PA Design Using SpectreRF. SpectreRF Workshop. Power Amplifier Design Using SpectreRF MMSIM6.0USR2. November

1 MHz 6 GHz RF Mixer with built in PLL Synthesizer

BROADBAND DISTRIBUTED AMPLIFIER

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Data Sheet IAM High Linearity GaAs FET Mixer. Description. Features. Applications. Pin Connections and Package Marking

Mixer Noise. Anuranjan Jha,

High-Linearity CMOS. RF Front-End Circuits

VCO Design Using SpectreRF. SpectreRF Workshop. VCO Design Using SpectreRF MMSIM6.0USR2. November

Ansys Designer RF Training Lecture 3: Nexxim Circuit Analysis for RF

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

Mixer. General Considerations V RF VLO. Noise. nonlinear, R ON

RF, Microwave & Wireless. All rights reserved

RFIC DESIGN ELEN 351 Lecture 7: Mixer Design

High Gain Low Noise Amplifier Design Using Active Feedback

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

PARAMETER CONDITIONS TYPICAL PERFORMANCE Operating Supply Voltage 3.1V to 3.5V Supply Current V CC = 3.3V, LO applied 152mA

RF/IF Terminology and Specs

SiGe PLL design at 28 GHz

Introduction to RF Simulation and Its Applications

SpectreRF Workshop. LNA Design Using SpectreRF MMSIM September September 2011 Product Version 11.1

Electrochemical Impedance Spectroscopy and Harmonic Distortion Analysis

SILICON MMIC L/S BAND DOWNCONVERTER VCC (IF) VCC (MIX) GND (MIX) RF IN GND (MIX) IF OUT. Vagc IF AMP IN GND (IF)

Features. FREQUENCY 900MHz 1950MHz 2450MHz NF (db) NF (db) IIP3 (dbm) GAIN (db)

Low Power GaAs MMIC Double Balanced Mixer. Refer to our website for a list of definitions for terminology presented in this table.

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

A 5.2GHz RF Front-End

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Project Title: 60GHz CMOS Radio

A 3 8 GHz Broadband Low Power Mixer

EVALUATION KIT AVAILABLE 3.5GHz Downconverter Mixers with Selectable LO Doubler. PART MAX2683EUE MAX2684EUE *Exposed pad TOP VIEW IFOUT+ IFOUT-

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Figure 1. Main window (Common Interface Window), CIW opens and from the pull down menus you can start your design. Figure 2.

University of Michigan EECS 311: Electronic Circuits Fall 2009 LAB 2 NON IDEAL OPAMPS

Low Noise Amplifier Design

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO

GaAs MMIC Double Balanced Mixer. Description Package Green Status

High IP3, 10 MHz to 6 GHz, Active Mixer ADL5801

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

65-nm CMOS, W-band Receivers for Imaging Applications

RF CMOS Tunable Gilbert Mixer with Wide Tuning Frequency and Controllable Bandwidth: Design Sythesis and Verification

AVoltage Controlled Oscillator (VCO) was designed and

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

SP4T RF Switch 50 Ω Absorptive RF switch 1 to 6000 MHz Internal driver, Single Supply Voltage 2.3V to 3.6V

Application Note No. 116

Application Note No. 149

Parameter Min. Typ. Max. Units

Modeling Physical PCB Effects 5&

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

10GBASE-T Transmitter Key Specifications

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

Introduction to Surface Acoustic Wave (SAW) Devices

A n I/Q modulator is frequently used in

Data Sheet. ALM GHz 2.40 GHz 50 Watt High Power SPDT Switch with LNA Module. Features. Description. Specifications.

Receiver Architecture

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

SERIES MXP BALANCED MIXERS FEATURES: APPLICATIONS: DESCRIPTION

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

PVD5870R. IQ Demodulator/ Modulator IQ Demodulator/ Modulator

Self Calibrated Image Reject Mixer

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

RFIC DESIGN EXAMPLE: MIXER

Features. Upconversion & Downconversion Applications MIXERS - SINGLE & DOUBLE BALANCED - SMT

RF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand

High IP3, 10 MHz to 6 GHz, Active Mixer ADL5801 Data Sheet FUNCTIONAL BLOCK DIAGRAM FEATURES APPLICATIONS GENERAL DESCRIPTION

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.

ESD Sensitive Component!!

Design of Class F Power Amplifiers Using Cree GaN HEMTs and Microwave Office Software to Optimize Gain, Efficiency, and Stability

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Keysight Technologies Making Accurate Intermodulation Distortion Measurements with the PNA-X Network Analyzer, 10 MHz to 26.5 GHz

Transcription:

Texas A&M University Electrical Engineering Department ECEN 665 Laboratory #4: Analysis and Simulation of a CMOS Mixer Objectives: To learn the use of periodic steady state (pss) simulation tools in spectre (cadence) in the characterization of the major figures of merit of a down-conversion mixer: noise figure, conversion gain and IIP3. To understand the basic operation of a Gilbert-cell-based CMOS Mixer and analyze its performance trade-offs. 1. Schematic setup Using a library for CMOS 0.5um technology in cadence, create the schematic shown in figure 1. This is a Gilbert cell which will be employed as a down-conversion mixer for an RF input signal of 1.9GHz. The component values are shown in tables 1-3. Figure 1. CMOS mixer schematic Table 1. Transistor parameters Transistor W [um] L [um] Multiplicity N7 36 0.6 2 N6 36 0.6 12 N0, N5 30 0.6 10 N1, N2, N3, N4 22 0.6 10 1

Table 2. Component values Component Value R19, R20 500ohm C6, C35 200fF E0, E1, E4, E5 Gain = 0.5 V/V IBIAS 1mA LOBIAS 2.5V RFBIAS 1.5V VDD 5V E6 GAIN = 0.5 V/V Table 3. RF port (left) and LO (right) parameters Instance PORT0 Instance V0 Cell name psin Cell Name vpulse Frequency name F1 Voltage 1 300mV Resistance 50ohms Voltage 2-300mV Port number 1 Rise time 10ps Source type Sine Fall time 10ps Amplitude (dbm) PRF Pulse width 230ps Frequency 1.9GHz Period 500ps 1.1 Describe the operation of the Gilbert cell as a down-conversion mixer. 1.2 In a typical receiver, the output of the LNA is connected to the lower transistors of the Gilbert cell while the output of the frequency synthesizer is connected to the upper transistors. Explain why this configuration is preferred for a down-conversion mixer. Describe the phenomena of LO self-mixing and its impact for direct-conversion and low-if receivers. 1.3 Describe the main design variables affecting each of the following performance parameters: Conversion gain, Noise Figure, IIP3. Using the information from the DC analysis, and fundamental equations calculate a bound for the expected values of the mentioned parameters. 2

2. PSS simulation PSS analysis will be employed to characterize the conversion gain and noise figure of the mixer. 2.1 Simulation setup for the basic operation of the mixer. Figure 2. PSS simulation setup 3

NOTE: In the selection of the output harmonics make sure to select also the harmonics 19 and 20 (tones at 1.9GHz and 2GHz) When the simulation is finished, configure the results window as shown in figure 3. Select the net at the top of PORT0 and IF_OUT. Figure 3. PSS results setup 4

Figure 4. PSS simulation results 2.2 Plot the voltage at the same nets with the modifier db20. What is the conversion gain of the mixer in db? Explain the origin of all the tones you see at the IF output. What is the RF isolation? What is the LO isolation? Is there any LO self-mixing happening? How do these characteristics change if the RF frequency is change to 1GHz and 2.5GHz? (adjusting the LO frequency so that the IF is always 100MHz). 2.3 Noise Figure Simulation Change the settings of PORT0 according to table 4. For noise analysis you will need to run pss and pnoise analyses together. Configure pss and pnoise analyses as shown in figure 5. Table 4. RF Port parameters for NF simulation Instance PORT0 Cell name psin Frequency name Resistance 50ohms Port number 1 Source type dc Amplitude (dbm) Frequency 5

Figure 5. PSS (left) and Pnoise(right) simulation setups 6

The noise figure of the mixer can be plotted as follows: Figure 6. NF results setup Notice that, for a down-conversion mixer, the noise figure is related to the output noise at the IF port referred back to the RF port. Figure 7. Noise figure of the mixer 7

2.3 Is the shape of the NF Vs. frequency plot what you expect? What is missing in the noise analysis? 2.4. Using the simulation techniques shown above, create plots of Conversion Gain Vs. LO amplitude and NF Vs. LO amplitude for a range between 50mV to 300mV. Consider both, a square (as in the examples above) and a sinusoidal LO signal. 3. SPSS simulation SPSS Analysis will be employed to characterize the compression and non-linearities of the mixer. 3.1 Set the parameters of PORT0 back to the original values shown in Table 3 and the SPSS simulation as shown in figure 8. Figure 8. SPSS single tone simulation setup 8

Figure 9. SPSS single tone simulation results setup 9

Figure 10. Conversion gain Vs. Input power 3.2 In a similar way as it was done for the LNA, set a two-tone SPSS simulation setup and obtain the IIP3 of the mixer. 3.3 Obtain plots of IIP3 Vs. LO amplitude as in step 2.4 3.4 Provide your conclusions on the impact that the LO amplitude and shape has on the overall performance of the mixer (considering both noise and linearity). Based on your results, what is a convenient amplitude range for the LO signal? 4. Mixer Design Trade-Offs 4.1 Starting from your simulation results for a square 150mVp LO signal, modify the design of the mixer to reduce the NF by 2.5dB, improve the IIP3 by 11dB (use of source degeneration is recommended) while attaining a conversion gain of 7dB. Explain the decisions taken in your re-design process. Hint: The size of the LO switching transistors plays an important role in the overall performance. 10