Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Similar documents
CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look

EEC 118 Lecture #11: CMOS Design Guidelines Alternative Static Logic Families

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

ECE/CoE 0132: FETs and Gates

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

Lecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits

Lecture 11 Circuits numériques (I) L'inverseur

MOS TRANSISTOR THEORY

Power dissipation in CMOS

Lecture 11 Digital Circuits (I) THE INVERTER

Design cycle for MEMS

Introduction to Electronic Devices

55:041 Electronic Circuits

Microelectronics, BSc course

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. October 25, 2005

EXPERIMENT 4 CMOS Inverter and Logic Gates

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Electronics Basic CMOS digital circuits

CMOS VLSI Design (A3425)

ECE380 Digital Logic. Logic values as voltage levels

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

problem grade total

Lecture 12 - Digital Circuits (I) The inverter. October 20, 2005

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

55:041 Electronic Circuits

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

ECE 471/571 The CMOS Inverter Lecture-6. Gurjeet Singh

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

ELEC 350L Electronics I Laboratory Fall 2012

The CMOS Inverter. Lecture 3a Static properties (VTC and noise margins)

BICMOS Technology and Fabrication

Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits

Topic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

Part II: The MOS Transistor Technology. J. SÉE 2004/2005

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

ENG2410 Digital Design CMOS Technology. Fall 2017 S. Areibi School of Engineering University of Guelph

5. CMOS Gates: DC and Transient Behavior

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Session 10: Solid State Physics MOSFET

Field Effect Transistors (FET s) University of Connecticut 136

EE241 - Spring 2002 Advanced Digital Integrated Circuits

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

CMOS Circuits CONCORDIA VLSI DESIGN LAB

CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

DIGITAL VLSI LAB ASSIGNMENT 1

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Written Examination on. Wednesday October 17, 2007,

Digital Integrated Circuits - Logic Families (Part II)

Microelectronics Circuit Analysis and Design

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 22, 2001

3.CMOS Inverter-homework

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. MOSFET Ids vs. Vgs, Vds MOSFET. Preclass. MOSFET I vs.

Digital circuits. Bởi: Sy Hien Dinh

BJT Amplifier. Superposition principle (linear amplifier)

INTRODUCTION TO MOS TECHNOLOGY

Lecture 26 - Design Problems & Wrap-Up. May 15, 2003

Chapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)

EE434 ASIC & Digital Systems

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Shorthand Notation for NMOS and PMOS Transistors

DIGITAL ELECTRONICS. A2: logic circuits parameters. Politecnico di Torino - ICT school

DIGITAL ELECTRONICS. Digital Electronics - A2 28/04/ DDC Storey 1. Politecnico di Torino - ICT school. A2: logic circuits parameters

(b) [3 pts] Redraw the circuit with all currents supplies replaced by symbols.

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

I. Digital Integrated Circuits - Logic Concepts

Basic Fabrication Steps

Lecture 7. July 24, Detecting light (converting light to electrical signal)

ECEN325: Electronics Summer 2018

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

6.012 Microelectronic Devices and Circuits

ECE 340 Lecture 40 : MOSFET I

Digital Microelectronic Circuits ( ) CMOS Digital Logic. Lecture 6: Presented by: Adam Teman

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

MOSFETS: Gain & non-linearity

ELEC451 Integrated Circuit Engineering Fall 2009 Solution to CAD Assignment 2 Inverter Voltage Transfer Characteristic (VTC)

Investigation on Performance of high speed CMOS Full adder Circuits

Digital CMOS Logic Circuits

PSPICE tutorial: MOSFETs

Microelectronics, BSc course

Digital Electronics Part II - Circuits

DESIGN OF 16 TO 1 MULTIPLEXER IC USING HIGH SPEED CMOS TECHNOLOGY

ECEN3250 Lab 9 CMOS Logic Inverter

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

ECE 2300 Digital Logic & Computer Organization

C H A P T E R 5. Amplifier Design

Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Chapter 2 : Semiconductor Materials & Devices (II) Feb

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

HW#3 Solution. Dr. Parker. Spring 2014

Transcription:

Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation CMOS 1-2

Introduction to CMOS Efficient logic circuit (complementary MOSFET arrangement) with extensive applications technology for constructing integrated circuits, microcontrollers, static RAM, and other digital logic circuits Established by constructing a p-channel and an n- channel MOSFET on the same substrate Because the hole mobility is less than that of the electron mobility, the width of the p-channel MOSFET device is larger than that of the n-channel MOSFET such that Features high input impedance fast switching speeds Note: Typically, W p ~ 2 to 3 times W n lower operating power CMOS 1-3

CMOS Architecture CMOS 1-4

CMOS Inverter One of CMOS effective use is as an inverter +5 V V GSp I D 5 V 0 V p-channel MOSFET 0 V 5 V V GSn n-channel MOSFET CMOS 1-5

CMOS Inverter Basic Operation CMOS 1-6

CMOS Inverter Steady State Response CMOS 1-7

CMOS Inverter Operating Points When the input is high i.e. v in = V DD, transistor N-MOSFET is on and P-MOSFET is off The resistance from the output to ground is simply the resistance of N-MOSFET (known as R n ) V input V output I D R n CMOS 1-8

CMOS Inverter Operating Points When the input is low i.e. v in = 0, transistor P-MOSFET is on and N-MOSFET is off The resistance from V DD to the output is simply the resistance of p-mosfet (known as R p ) I D R p CMOS 1-9

CMOS Properties Full rail-to-rail swing (high noise margins) Symmetrical voltage transfer curve always a path to V DD or GND in steady state Extremely high input resistance (gate of MOS transistor is near perfect insulator) nearly zero steady-state input current No static power dissipation no direct path steady-state between power and ground Direct path current during switching Propagation delay is a function of load capacitance and resistance of transistors CMOS 1-10

CMOS Inverter Voltage Transfer Curve (VTC) V M :Mid-point voltage at Vin = Vout V M V M CMOS 1-11

CMOS Inverter Switch Model of Dynamic Behavior Gate response time is determined by the time to charge C L through R p (discharge C L through R n ) CMOS 1-12

Impact of Process Variation on CMOS VTC Curve Process variations (mostly) cause a shift in the switching threshold CMOS 1-13

CMOS Inverter Propagation Delay Definition: the inverter propagation delay is the time delay between input and output signals (figure of merit of logic speed) Propagation delays t PHL (propagation delay from High to Low) and t PLH (propagation delay from Low to High) define ultimate speed of logic Typical propagation delays < 100 ps Complex logic systems (e.g., microprocessor) has 10-50 propagation delays per clock cycle CMOS 1-14

Estimation of Propagation Delay Using square-wave at input Average propagation delay CMOS 1-15

Estimation of Propagation Delay Oxide capacitance Load capacitance CMOS 1-16

CMOS Inverter Power Dissipation Energy from power supply needed to charge up the capacitor through p-channel MOSFET Energy stored in capacitor 2 Energy lost in p-channel MOSFET during charging CMOS 1-17

CMOS Inverter Power Dissipation During discharge the n-channel MOSFET dissipates an identical amount of energy If the charge/discharge cycle is repeated f times/second, where f is the clock frequency, the dynamic power dissipation is Note: power dissipation is due to dissipation in both n-channel and p-channel MOSFET In practice many gates do not change state every clock cycle which lowers the power dissipation CMOS 1-18

Problem Consider the circuit below, which consists of an NMOS device and PMOS current source load Calculate V M, the voltage midpoint Calculate the total energy dissipated through charging and discharging p-channel MOSFET n-channel MOSFET CMOS 1-19

Lecture-related Question Given CMOS Inverter with the following parameters: µ n = 3µ p = 0.06 m 2 V.s, V tn =-V tp = 0.3V, C ox =8 ff/µm 2,V DD = 2V, (W/L) n = 6/1.5, (W/L) p =12/1.5 Find the charging and discharging current knowing that k = 0.278 ma/v 2 Calculate N-MOSFET and P-MOSFET equivalent resistance Find inverter s average propagation delay CMOS 1-20

Lecture Summary Covered material Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation Material to be covered next lecture Introduction to operational amplifiers and their applications CMOS 1-21