Modeling and simulation of single-electron transistors

Similar documents
Analytical Discussion of Single Electron Transistor (SET)

Design and Simulation of NOT and NAND Gate Using Hybrid SET-MOS Technology

SIMULATION OF EDGE TRIGGERED D FLIP FLOP USING SINGLE ELECTRON TRANSISTOR(SET)

Sensors & Transducers 2014 by IFSA Publishing, S. L.

l nneling of Charge CHRISTOPH WASSHUBER and HANS KOSINA 2. THE SIMULATED STRUCTURE

Analytic 1-V Model for Single-Electron Transistors

Design and Analysis of 4x1 MUX and 2x4 Decoder Circuits using Hybrid SET-CMOS K.ASHOK KUMAR 1, I. SRINIVASULU REDDY 2, N.

Design and Implementation of Hybrid SET- CMOS 4-to-1 MUX and 2-to-4 Decoder Circuits

Quasi-adiabatic Switching for Metal-Island Quantum-dot Cellular Automata Tóth and Lent 1

I. INTRODUCTION /96/54 20 / /$ The American Physical Society

Some outlines of circuit applications for a single-electron 2-island subcircuit

IT IS WIDELY known that the ever-decreasing feature size

Supersensitive Electrometer and Electrostatic Data Storage Using Single Electron Transistor

PRESENT memory architectures such as the dynamic

The Design of SET-CMOS Hybrid Logic Style of 1-Bit Comparator

Research Article Multifunctional Logic Gate by Means of Nanodot Array with Different Arrangements

Analysis and modeling of a Single-Electron Transistor ( SET)

Defense Technical Information Center Compilation Part Notice

Operation of a Quantum-Dot Cellular Automata (QCA) Shift Register and Analysis of Errors

Possibility of macroscopic resonant tunneling near the superconductor-insulator transition in YBa 2 Cu 3 O 7 δ thin films

Shot-noise suppression effects in InGaAs planar diodes at room temperature

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Impedance of the single electron transistor at radio-frequencies

AS A CRUCIAL core block in modern signal processing

CHAPTER 8 The pn Junction Diode

CHAPTER 8 The PN Junction Diode

Random telegraph signal noise simulation of decanano MOSFETs subject to atomic scale structure variation

CHARACTERIZATION OF BINARY DECISION DIAGRAM BASED SINGLE-ELECTRON BASIC LOGIC CIRCUIT USING SIMON

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

ES 330 Electronics II Homework # 1 (Fall 2016 SOLUTIONS)

arxiv: v1 [cond-mat.supr-con] 9 Oct 2008

Reaction-Diffusion Systems Consisting of Single-Electron Oscillators

Quantum shot noise in a tunnel junction Toward the dynamical control of tunneling processes

ECE 340 Lecture 40 : MOSFET I

STUDY ON PLANAR-TYPE FERROMAGNETIC NANOSCALE DEVICES FABRICATED BY NOVEL NANOFABRICATION TECHNIQUES

Department of Electrical Engineering IIT Madras

Chapter #3: Diodes. from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing

CMOL: Hybrid of CMOS with Overlaid Nanogrid and Nanodevice Structure. John Zacharkow

arxiv:cond-mat/ v1 [cond-mat.mes-hall] 23 Mar 2001

Performance Evaluation of MISISFET- TCAD Simulation

1772 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 11, NOVEMBER 2004

Class Website: p b2008.htm

ECE321 Electronics I

Single Electron Transistors (SET) substituting MOSFETs to Reduce Power Consumption of an Inverter Circuit

Solid State Devices- Part- II. Module- IV

CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator

Dependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio

Lecture 4: Voltage References

Design of Gate-All-Around Tunnel FET for RF Performance

FinFET-based Design for Robust Nanoscale SRAM

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Photomixer as a self-oscillating mixer

Design of Dynamic Frequency Divider using Negative Differential Resistance Circuit

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India

Implementation for SMS4-GCM and High-Speed Architecture Design

Unless otherwise specified, assume room temperature (T = 300 K).

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

DESIGN OF LOW POWER REVERSIBLE COMPRESSORS USING SINGLE ELECTRON TRANSISTOR

A Computational Study of Thin-Body, Double-Gate, Schottky Barrier MOSFETs

The Modeling and the Analysis of Control Logic for a Digital PWM Controller Based on a Nano Electronic Single Electron Transistor

Total reduction of leakage power through combined effect of Sleep stack and variable body biasing technique

DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY

CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Fundamentals of Microelectronics

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

CHAPTER 8 The PN Junction Diode

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Hybrid MOS and Single-Electron Transistor Architectures towards Arithmetic Applications

A two-stage shift register for clocked Quantum-dot Cellular Automata

CHAPTER 5 DESIGNS AND ANALYSIS OF SINGLE ELECTRON TECHNOLOGY BASED MEMORY UNITS

An accurate track-and-latch comparator

Voltage Controlled Delay Line Applied with Memristor in Delay Locked Loop

Dimensional Analysis of GaAs Based Double Barrier Resonant Tunnelling Diode

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Low Noise Dual Gate Enhancement Mode MOSFET with Quantum Valve in the Channel

Embedded System Design and Synthesis. Transition. Evolution of computation. Two major sources of changing problems. Impact of scaling on delay

Microelectronic Circuits, Kyung Hee Univ. Spring, Chapter 3. Diodes

ECE321 Electronics I

Emulation of junction field-effect transistors for real-time audio applications

Single electron based binary multipliers with overflow detection

1286 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 7, JULY MOSFET Modeling for RF IC Design

Leakage Power Reduction by Using Sleep Methods

High performance Hetero Gate Schottky Barrier MOSFET

Design of low threshold Full Adder cell using CNTFET

A new class AB folded-cascode operational amplifier

Sub-threshold Design using SCL for Low Power Applications

Trends in the Research on Single Electron Electronics

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

SUPPLEMENTARY INFORMATION

FET Channel. - simplified representation of three terminal device called a field effect transistor (FET)

Glasgow eprints Service

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

THE design and characterization of high performance

Physics 160 Lecture 11. R. Johnson May 4, 2015

Session 10: Solid State Physics MOSFET

6.012 Microelectronic Devices and Circuits

Transcription:

Available online at http://www.ibnusina.utm.my/jfs Journal of Fundamental Sciences Article Modeling and simulation of single-electron transistors Lee Jia Yen*, Ahmad Radzi Mat Isa, Karsono Ahmad Dasuki Ibnu Sina Institute for Fundamental Science Studies, Universiti Teknologi Malaysia, 81310 UTM Skudai, Johor, Malaysia *To whom correspondence should be addressed. E-mail: jialy_25@yahoo.com Received 12 November 2005 ABSTRACT Single-electron transistor (SET) can offer lower power consumption and faster operating speed in the era of nanotechnology. It operates in single electronics regime where only one electron can tunnel from source to drain via island. Thus single electron tunneling is the phenomena that describe the principle of SET. Owing to the stochastic nature of the tunneling event, a tunneling electron is considered as a discrete charge. To simulate the SET, Monte Carlo method is used due to its reasonable accuracy in the single electronics simulation. A model is described and used to study the electronic properties of SET. Monte Carlo method follows the tunneling path of a representative number of electrons and it can gives a clear picture of the inner work of the single electron circuits. Modeling Single-electron transistor Coulomb blockade Single-electron tunneling 1. Introduction Single-electron transistor (SET) has been received a great attention since a decade as the miniaturization of the technology reaches nano size. Besides offering lower power consumption, SET has the advantage of faster operating speed which these are the attraction nowadays in the fabrication of electronic devices. When nano size is reached, quantum-mechanical effects will come into play in controlling their behavior. Single electron transistor consists of an island in between a source and drain, with a gate voltage exerted on the island. The so-called Single-Electron Transistor is due to its operation in single electronics regime where only one electron can tunnel from the source to drain via the island. The processes that take place in this nanostructure are Coulomb blockade and single electron tunneling. In this mesoscopic area, the charge discretization and energy contribution from a single electron are not negligible and leads to non-linear I-V characteristic for the device. A number of modeling methods have been used to study and investigate the phenomena of single electron transistor. Monte Carlo (MC) method has been implemented by several groups [1], whilst Master Equation (ME) formalism has been used to simulate the static and dynamic behavior of the single electron circuit [2,3]. A combination of MC and ME methods have also been used in order to facilitate the study of rare events like cotunneling and to eliminate the burden of state finding [4]. Besides these, there are many other methods were used according to the results desired. In this study, only MC method is used to investigate the electronic properties of the single electron transistor. MOSES, a Monte Carlo Single-Electronics Simulator is used to implement the simulation.

2 L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6 Fig. 1 (a) Geometry of SET, (b) Equivalent circuit of SET consisting of tunnel and non-tunnel junctions with ideal voltage sources, (c) SET with double islands. 2. Theory and Model Single electron transistor is considered as a circuit consisting of islands that are arbitrarily connected with tunnel junctions and capacitors as well as ideal voltage sources those control the circuit (see Figure 1). The operating temperature, T is low such that k B T << E c min where E c min is the minimum charging energy which is also equal to the energy level spacing of the island, k B is the Boltzmann constant, and E c = e 2 /2C Σ, C Σ is the total capacitance of the island. In another way, the junction capacitance should be small enough to ensure that the charging energy exceeds the thermal energy. Single electron circuits are composed of small tunnel junctions, capacitances, and voltage sources. A tunneling electron can be described as a discrete charge due to stochastic nature of a tunneling event. In Figure 1, node 1 represents source electrode, node 2(and 4) is island, while node 3 represents drain electrode. In between these nodes are tunnel junctions, which are described by tunnel capacitance, C and tunnel resistance, R. When the bias voltage is zero, Fermi levels of both source and drain are in the state of equilibrium until the bias voltage is exerted. An electron will tunnel independently through the tunnel junctions from source to drain via dot when there is empty state at the energy level of the island which is between the Fermi levels of the electrodes (see Figure 2). The electron tunneling alters the electrostatic potential of the island as well as charge

L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6 3 distribution in the circuit. By adjusting the gate voltage, energy levels can be shifted and control the addition of removal of the electrons and thus ON and OFF the device. Fig. 2 Schematic band diagram of the single-electron transistor. Monte Carlo Single-Electronics Simulator simulates single charge tunneling using equation of the so-called orthodox theory [6]. This theory makes the following major assumptions [7]: i) The electron energy quantization inside the conductors is ignored, i.e. the electron energy spectrum is treated as continuous. ii) The time of electron tunneling through the barrier is assumed to be negligibly small in comparison with iii) other time scales (including the interval between neighboring tunneling events). Coherent quantum processes consisting of several simultaneous tunneling events (cotunneling) are ignored. This assumption is valid if the resistance R of all tunnel barriers of the system is much higher than the quantum unit of resistance R Q. This is given by R >> R Q, where R Q = h / e 2 25.8 kω. This third assumption ensures that quantum fluctuation with energy of h/rc is small compared with the charging energy of the order of e 2 /2C. To simulate the tunneling of electron, rates of all possible tunneling events have to be determined. The tunneling rate is shown by equation (1). E Γ = E e 2 R T 1 exp (1) k BT where E is electrostatic energy difference, R T is the tunnel resistance. The electrostatic energy difference can be expressed by equation (2). [7] 2 ( ne Q ) ev ( n C + n C ) e 1 2 2 1 E = + 2C Σ C Σ e C g (2)

4 L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6 in which e C is a constant and Q g e is the background charge. At single voltage-biased tunnel junction, E can be replaced by ev. Thus, equation (2) yields linear current-voltage relation I T = e [ Γ ( V ) Γ ( V )] = V R. T Once all tunnel rates are known, one occurring event is determined with Monte Carlo method. The concrete random tunnel times τ are computed for all events by using random number as shown in equation (3) where r is random number distributed between [0 1]. () r ln τ = (3) Γ The one with shortest time will be taken as the actually tunnel event. Charges and voltages are updated on all circuit nodes and new tunnel rates are calculated. Macroscopic behavior of the circuit can be obtained by looping this procedure many times. 3. Results and Discussion By understanding the energy of the different charge configuration, many properties of SET can be known. Nonetheless, knowledge of the tunneling rate of the electrons is required for detailed understanding of the I-V characteristic. Another property of SET extended from the I-V curve described above is that the source-drain current is a periodic function of the gate voltage as shown in Figure 5. Fig. 3 I-V characteristic of SET for several values of charge Q(2) (charge on node 2 of circuit (a) in figure (1)) (V g =0, C 1 =C 2, R 1 =R 2, T=0K).

L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6 5 Fig. 4 I-V characteristic for double islands SET for few charge values of node 2 and 4. Fig. 5 Relation of current and gate voltage for a few source-drain voltages. (C g = 1 x 10-16 F, Q(2 )= 0).

6 L. J. Yen et al. / Journal of Fundamental Sciences 1 (2005) 1-6 It can be observed that the current ON and OFF periodically when gate voltage is changing indicating that the gate voltage acts as the transistor switch. The interval where no current flow is the adjustment that gate voltage need for bringing the next available empty state for electron tunneling. Increasing the bias voltage allows more current to flow through. This oscillation occurs in the region of coulomb blockade that is described above. For gate capacitance, C g = 1 x 10-16 F, the coulomb blockade threshold has the value of 0.4e/C. The current flows in a discrete style for V sd of value from 0.1e/C to 0.3e/C. At V sd = 0.4 e/c and 0.5e/C, the behavior of the device change outside the regime of coulomb blockade. Coulomb blockade charging does not exist and thus the current can flow without suppression. 4. Conclusion Single electron transistor can be modeled as a circuit consisting of arbitrary configuration of capacitors, tunnel junctions and voltage sources. I-V characteristic explained the behavior of SET that discrete electrons flow onto and off the island through tunnel junctions. Besides that, coulomb blockade charging phenomena play an important role to the SET operation. 5. Acknowledgements We would like to thanks for the Ministry of Science, Technology and Innovation Malaysia for financial support through IRPA funding 09-02-06-0159-SR0013/06-05. 6. References [1] S. Roy, Simulation tools for the analysis of single electronic systems, Ph.D. dissertation, Univ. of Glasgow, U.K., 1994. [2] L. R. C. Fonseca, A. N. Korotkov, K. K. Likharev, and A. A. Odintsov, J. Appl. Phys., 78 (1995) 3238 3251. [3] J. R. Barker, S. Babiker, and S. Roy, Phys. B, 22 (1997) 787 22791. [4] C. Wasshuber, H. Kosina, and S. Selberherr, IEEE Trans. Computer-Aided Design Integr. Circuits Syst., 3 (1997) 937 944. [5] S. Mahapatra, A. Ionescu, and K. Banerjee, IEEE Electron Device Lett., 23 (2002) 366 369. [6] D. M. R. Kaplan, Monte-Carlo Single-Electronics Simulator 1.2 User s Guide. [7] K. K. Likharev, Proceedings of the IEEE87, (1999) 606.