Contrast Enhancement Materials CEM 365iS

Similar documents
Contrast Enhancement Materials CEM 365HR

MeRck. nlof 2000 Series. technical datasheet. Negative Tone Photoresists for Single Layer Lift-Off APPLICATION TYPICAL PROCESS

MeRck. AZ nlof technical datasheet. Negative Tone Photoresist for Single Layer Lift-Off APPLICATION TYPICAL PROCESS. SPIN CURVE (150MM Silicon)

DOE Project: Resist Characterization

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

THE USE OF A CONTRAST ENHANCEMENT LAYER TO EXTEND THE PRACTICAL RESOLUTION LIMITS OF OPTICAL LITHOGRAPHIC SYSTEMS

Process Optimization

Device Fabrication: Photolithography

KMPR 1010 Process for Glass Wafers

i- Line Photoresist Development: Replacement Evaluation of OiR

Major Fabrication Steps in MOS Process Flow

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Characterization of a Thick Copper Pillar Bump Process

Dr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

+ Preferred material for tool O Acceptable material for tool X Unacceptable material for tool

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

Photolithography I ( Part 1 )

Part 5-1: Lithography

Photolithography Technology and Application

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

Chapter 6. Photolithography

William Reiniach 5th Year Microelectronic Engineering Student Rochester Institute of Technology

Photolithography II ( Part 2 )

Lecture 13 Basic Photolithography

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

BI-LAYER DEEP UV RESIST SYSTEM. Mark A. Boehm 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Photoresist Absorbance and Bleaching Laboratory

Module 11: Photolithography. Lecture11: Photolithography - I

Chapter 6 Photolithography

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

PBWWinc. GEN-U-LINE 4000 Series Application Guide. Technical Data Sheet. General Guidelines:

Optolith 2D Lithography Simulator

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

3M Contrast Enhancement Film. The. Clear. Advantage. High purity, optical-grade adhesive films for joining transparent materials

Lithographic Process Evaluation by CD-SEM

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Key Photolithographic Outputs

Microlens formation using heavily dyed photoresist in a single step

Positive-Tone Photosensitive Polyimide Coatings for Lens Layer in image sensors. Introduction of the characteristic of CS-series

Copyright 1997 by the Society of Photo-Optical Instrumentation Engineers.

1. Initial Precautions 2. Technical Precautions and Suggestions 3. General Information and Cure Stages 4. Understanding and Controlling Cure Time

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

Application Bulletin 240

Electro-Science Laboratories, Inc.

PBWWinc. Technical Data Sheet. GERLINE Gameline Paint Instructions for Sport Flooring. General Guidelines:

Photolithography. References: Introduction to Microlithography Thompson, Willson & Bowder, 1994

PRODUCT GUIDE: WATERBORNE TOPCOATS. Version:

Critical Dimension Enhancement of DUV Photolithography on the ASML 5500/300. Francesca Calderon Miramonte High School August 13th, 2015

Low V.O.C. 2-Component Polyurethane Game Line Paint System

(Ar [ Si O Si O] m )n

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Organic Antireflective Coatings for Photomask Fabrication using Optical Pattern Generators

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS

EE 143 Microfabrication Technology Fall 2014

Characterization Study of an Aqueous Developable Photosensitive Polyimide on 300 mm Wafers

Resolution. T h e L i t h o g r a p h y E x p e r t (Winter 1997) Chris A. Mack, FINLE Technologies, Austin, Texas

Chapter 3 Fabrication

Optical Lithography. Here Is Why. Burn J. Lin SPIE PRESS. Bellingham, Washington USA

UFNF YES Image Reversal & HMDS Oven Revision 6.0 1/22/2014 Page 1 of 5. YES Image Reversal and HMDS Oven SOP

Lithography Is the Designer s Brush. Lithography is indispensible for defining locations and configurations of circuit elements/functions.

AZ 1512 RESIST PHOTOLITHOGRAPHY

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

NOTE: This product can be used externally if UV Guard is added (BY REQUEST ONLY).

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

Screen Making For Membrane Switches

The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique

EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98

Optical Issues in Photolithography

Light Enhancement Film

UV LED ILLUMINATION STEPPER OFFERS HIGH PERFORMANCE AND LOW COST OF OWNERSHIP

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Klaran WD Series UVC LEDs

Big Sky Product Information Sheet. Epoxy Prime Primer/Sealer PS3042 (Lt. Gray) PS3044 (Dk. Gray) PS3045 (Black) PS3047 (Yellow Oxide)

EE-527: MicroFabrication

DULUX UNIVERSAL UNDERCOAT

Feature-level Compensation & Control

MICROCHIP MANUFACTURING by S. Wolf

Semiconductor Technology

Obducat NIL 6. Nanoimprinting with NRF s NIL 6

The Process. Features & Benefits PAINT REMOVAL SYSTEM APPLY COVER REMOVE WAIT WASH

TSL250RD, TSL251RD, TSL260RD, TSL261RD LIGHT-TO-VOLTAGE OPTICAL SENSORS

Anti-Graffiti OVERVIEW OUR PRODUCT VS. CONVENTIONAL CLEANERS.

CARESTREAM INDUSTREX Digital Imaging Plates

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Fabrication Methodology of microlenses for stereoscopic imagers using standard CMOS process. R. P. Rocha, J. P. Carmo, and J. H.

1X Broadband Wafer Stepper for Bump and Wafer Level Chip Scale Packaging (CSP) Applications

MICRO AND NANOPROCESSING TECHNOLOGIES

Using the Normalized Image Log-Slope, part 2

optical and photoresist effects

Copyright 2000, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made

ISO INTERNATIONAL STANDARD

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links

Klaran WATER DISINFECTION

Forming a vertical interconnect structure using dry film processing for Fan Out Wafer Level Packaging

Transcription:

INTRODUCTION In 1989 Shin-Etsu Chemical acquired MicroSi, Inc. and the Contrast Enhancement Material (CEM) technology business from General Electric including a series of patents and technologies*. A concentrated effort in the technology advancement of a CEM led to the development of an aqueous based and completely water soluble material. is optimized for I- line applications. *Contrast Enhancement Lithography was developed by B.F. Griffing and P. West at General Electric to extend the limit of practical resolution in the field of Microlithography. - PRODUCT PROPERTIES AND PROCESSING GUIDELINES Contrast enhancement is a microlithography technique which extends the practical limits of optical lithography systems. This improvement in resolution, depth of focus and reduced interference, allows the fabrication of new and denser integrated circuits without the required capital equipment investment. Significant benefits of contrast enhancement can be recognized from the following performance features: Increase Depth of Focus Latitude Reduced Linewidth Change Over Steps Extends Resolution Limits Generates Vertical Resist Profiles Increases Develop/Exposure Latitude Reduces Proximity and Interference Effects Increased integrity in high aspect ratio features Simple/Low defect Process Revised 8/12/2003 www.microsi.com (888) 642-7674

GENERAL DESCRIPTION The Contrast Enhancement Material (CEM) Process is a unique photolithography technique designed to extend and enhance both the process latitude and resolution limits of optical lithography systems. The purpose of this guideline is to provide information on the theory, characteristics, and use of. CEM THEORY CEM is a photo bleachable solution, which is initially opaque to the exposure wavelength(s) but becomes nearly transparent upon exposure. Figure 1 shows the spectral transmission characteristics of at I- line exposure. The CEM is spin coated on top of positive photoresist and then exposed. During exposure, the aerial image from the mask hits the CEM layer, where the regions of higher intensity (open areas of the mask) are bleached at a faster rate than the lower intensity regions (closed or dark areas of the mask). By adjusting the bleaching dynamics so that the absorption of the CEM layer is sufficiently high and the photospeeds of the CEM and resist layers are properly matched, it is possible to completely expose the underlying photoresist in the light areas before the CEM is bleached through in the dark areas. Thus, during exposure an in-situ conformal contact mask is formed in the CEM layer. The net effect is a higher contrast level of the aerial image used to expose the photoresist (Figure 2). The enhancement of the contrast depends on the photochemical properties of the CEM and the dose required to expose the resist.

Other conditions such as light scattering and second order aerial image effects shown in Figure 2 also contribute to degradation of desired photoresist performance. With the proper match of CEM and exposure parameters the CEM layer will absorb, in the dark areas, all the light from light scattering and second order aerial image effects before they reach the resist surface. The benefit is much straighter or vertical sidewalls and the elimination of rounding or pointed edges at the tops of features. Figure 1a: CEM-365iS Spectral Transmission Characteristics with I-line exposure

Figure 2: CEM Theory Mask Mask Aerial Image CEM Aerial Image CEM Resist Resist Substrate Substrate Mask Aerial Image CEM Resist MATERIAL PROPERTIES Substrate Solids 14 ± 1% Viscosity @ 25 Deg C 5.4± 0.5 cstks Refractive index 1.55 Film thickness 3,900 ± 200 Å @ 4,000 rpm Appearance Clear, Yellow Initial transmission (365 nm) < 6.5 Final transmission (365 nm) > 83.5 Cauchy Coefficients N o 1.524 N 1 120.7 N 2, K 0, K 1, K 2 0.000

CEM PROCESS CONDITIONS Figure 3 illustrates the photolithography steps in using CEM. Note that, the CEM process adds only one simple step to the normal positive photoresist processing sequence. Figure 3: Process Steps RESIST/CEM COAT SEND PR COAT BAKE BARRIER COAT CEM COAT RECEIVE EXPOSE SEND EXPOSE RECEIVE DEVELOP SEND DI RINSE DEVELOP DI RINSE RECEIVE Sequence of steps in the Contrast Enhancement Process 1. Spin coat positive photoresist on primed wafers. 2. Softbake photoresist according to standard process. 3. Spin coat CEM 4. Expose wafer 5. Strip CEM using a DI water pre-wet 6. Post Exposure bake (if applicable). 7. Develop photoresist according to standard process.

CEM COATING The most common dispensing method is dispensing directly from the bottle of Nowpack using a photoresist pump. For best results, point of use filtration is recommended. The following spin coat program is recommended to yield excellent thickness uniformities (< 50 Å variation across the wafer). 1. CEM-365iS static dispense. 2. Spread for 2 seconds at 500 rpm. 3. Ramp at 10,000-rpm/sec minimum to final spin speed (4,000 rpm nominal). 4. Spin dry for 30 seconds (minimum) Approximate dispense volume of by wafer size. 3 & 4 1.0-1.5 ml 5 & 6 2.0-2.5 ml 8 3.0-3.5 ml Note: For automated track systems the is compatible with aqueous materials. It is recommended it is spin coated in the develop bowl or a separate spin bowl from the photoresist spin bowl. The resulting film will be somewhat tacky, but at no time should the film be subjected to a softbake process including momentary hot plate contact. The above coating sequence should yield a film thickness approximately 3,900 Å. A thinner or thicker CEM layer may prove to be optimum for certain resists and applications, and should be characterized by the user (See Figure 4). To measure the thickness of 1. Coat clean bare silicon with using the above procedure. 2. Bleach wafer by exposing to UV source for a minimum of 30 seconds. 3. Immediately measure thickness using a refractive index of 1.55. Note: It is important that the film is completely bleached. Partially bleached films can contribute to high readings (up to +200 Å ) and poor uniformity.

Good linewidth control is dependent upon the uniformity of the CEM layer thickness. It is important to use a photoresist thickness that provides adequate planarization of the topography being coated. Normally this is 2 to 2.5 times the greatest step height. One of the benefits of CEM is that it provides a high aspect ratio. Therefore, thicker photoresist films can be used with no loss in resolution. Coater exhaust also can contribute to coat uniformity. For best results, the exhaust should be adjusted for the low viscosity and high vapor pressure of. Note: It is recommended the filtration media is polyethersulfone with a mesh size of 0.1µ. Figure 4: CEM-365iS Thickness vs. Spin Speed CD in Å 9000 8000 7000 CEM thickness (Å) 6000 5000 4000 3000 2000 1000 0 1000 1500 2000 2500 3000 3500 4000 4500 5000 Spin speed (rpm)

EXPOSURE CEM COATING As with conventional resists, a focus/exposure matrix should be run to determine the parameters, which will yield optimum results. The exposure required will be 10-30% higher for I-line exposure and the center of focus will shift from the center to the top of a standard photoresist process. Broadband exposure will require slightly higher exposure depending on the exposure tool. STRIP/DEVELOPMENT is a water strippable formulation. A develop pre-wet is all that is necessary to strip the CEM layer. CEM must be stripped prior to PEB. 1. Spin wafer at 1,000 rpm. 2. DI water rinse 5-10 seconds @ 1,000 rpm. 3. Start standard development process immediately (no spin dry after strip required). 4. DI water flow rate should be 10 ml/sec. is aqueous based and is compatible with developer. PRODUCT HANDLING AND STORAGE PROCEDURES Handling Precautions is light sensitive and should only be processed under yellow light. Avoid contact with skin and eyes. Handle with care. Wear chemical goggles, rubber gloves and protective clothing. Storage Store in sealed original containers in a dry area, away from light. Cold storage at 0 to 5 C is recommended to insure optimum quality and shelf life. should be allowed to stabilize at ambient temperature before use. Waste disposal is soluble in alkaline water. The developers used for positive photoresist are alkaline. The CEM waste can be treated the same as the photoresist developer. All disposal is to be done in accordance with Federal, State and local regulations.

First Aid for Take action as follows: If Eye contact: Flush with water for at least 15 minutes. Contact physician. If Skin contact: Wash affected areas with soap and water. Remove contaminated clothing. If irritation persists, contact physician. Wash clothing before re-use. If Ingested: If swallowed do not induce vomiting. Give large quantities of water and seek emergency attention immediately. Never give anything by mouth to an unconscious person. Refer to Safety Data Sheets for more information Shin-Etsu MicroSi Shin-Etsu MicroSi, Inc. is a wholly owned subsidiary of Shin-Etsu Chemical Co., Ltd., a global leader in research, development and the manufacture of chemicals used in the semiconductor industry. From its headquarters in Phoenix, Arizona, Shin-Etsu MicroSi provides high performance products and materials including: Thermal Interface Materials KJR Liquid Coating Materials Contrast Enhancement Materials Mask Blanks PBN Crucibles Photoresists / Developers Quartz Substrates & Wafers Liquid Underfill Materials Barrier Coast Pellicles Flexible Copper Laminate Epoxy Molding Compounds Adhesion Promoters The information given herein is based on data believed to be reliable, but Shin-Etsu MicroSi, Inc. makes no warranties expressed or implied as to its accuracy and assumes no liability arising out of its use by others. This publication is not to be taken as a license to operate under, or recommendation to infringe upon any patent.