Jitter in Digital Communication Systems, Part 2

Similar documents
Jitter in Digital Communication Systems, Part 1

Real Time Jitter Analysis

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 24. Optical Receivers-

EE3723 : Digital Communications

Jitter analysis with the R&S RTO oscilloscope

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 22.

ECEN620: Network Theory Broadband Circuit Design Fall 2014

A Soft-Limiting Receiver Structure for Time-Hopping UWB in Multiple Access Interference

The fundamentals of detection theory

SNR Estimation in Nakagami-m Fading With Diversity Combining and Its Application to Turbo Decoding

USE OF BASIC ELECTRONIC MEASURING INSTRUMENTS Part II, & ANALYSIS OF MEASUREMENT ERROR 1

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

An Introduction to Jitter Analysis. WAVECREST Feb 1,

Generating Jitter for Fibre Channel Compliance Testing

Module 10 : Receiver Noise and Bit Error Ratio

AS BIT RATES increase, timing accuracy becomes more

Text Book: Simon Haykin & Michael Moher,

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

PHYTER 100 Base-TX Reference Clock Jitter Tolerance

Jitter Measurements using Phase Noise Techniques

IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

PERFORMANCE ANALYSIS OF DIFFERENT M-ARY MODULATION TECHNIQUES IN FADING CHANNELS USING DIFFERENT DIVERSITY

17. Delta Modulation

A Bottom-Up Approach to on-chip Signal Integrity

ECEn 665: Antennas and Propagation for Wireless Communications 131. s(t) = A c [1 + αm(t)] cos (ω c t) (9.27)

Digital data (a sequence of binary bits) can be transmitted by various pule waveforms.

Computing TIE Crest Factors for Telecom Applications

Interfacing Single-Ended PECL to Differential PECL and Differential PECL to Single-Ended PECL

Statistical Analysis of Modern Communication Signals

Understanding and Characterizing Timing Jitter

Noise Measurements Using a Teledyne LeCroy Oscilloscope

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010

photons photodetector t laser input current output current

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Performance Evaluation of a UWB Channel Model with Antipodal, Orthogonal and DPSK Modulation Scheme

Signal Processing for Digitizers

Measuring Jitter in Digital Systems

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

2. TELECOMMUNICATIONS BASICS

Detection and Estimation of Signals in Noise. Dr. Robert Schober Department of Electrical and Computer Engineering University of British Columbia

The figures and the logic used for the MATLAB are given below.

FM THRESHOLD AND METHODS OF LIMITING ITS EFFECT ON PERFORMANCE

Convolutional Coding Using Booth Algorithm For Application in Wireless Communication

EE 435/535: Error Correcting Codes Project 1, Fall 2009: Extended Hamming Code. 1 Introduction. 2 Extended Hamming Code: Encoding. 1.

High-Speed Serial IO Testing: Jitter Extraction & Bit-Error Rate Estimation. Serial Signaling Speed Trend

Statistics, Probability and Noise

Digital Communication System

Correlation of Model Simulations and Measurements

Measuring Jitter in Digital Systems

University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

EE5713 : Advanced Digital Communications

Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test

Communications I (ELCN 306)

UTA EE5362 PhD Diagnosis Exam (Spring 2012) Communications

Introduction to Telecommunications and Computer Engineering Unit 3: Communications Systems & Signals

High Speed Digital Design & Verification Seminar. Measurement fundamentals

Propagation Channels. Chapter Path Loss

ON WAVEFORM SELECTION IN A TIME VARYING SONAR ENVIRONMENT

ECEN 720 High-Speed Links: Circuits and Systems

Maximum Likelihood Sequence Detection (MLSD) and the utilization of the Viterbi Algorithm

Lecture 8 Fiber Optical Communication Lecture 8, Slide 1

ELEC3242 Communications Engineering Laboratory Frequency Shift Keying (FSK)

Gigabit Transmit Distortion Testing at UNH

PULSE SHAPING AND RECEIVE FILTERING

Choosing Loop Bandwidth for PLLs

Empirical Path Loss Models

Fundamentals of Digital Communication

Physics 303 Fall Module 4: The Operational Amplifier

Digital Waveform with Jittered Edges. Reference edge. Figure 1. The purpose of this discussion is fourfold.

SHF Communication Technologies AG

ECE 630: Statistical Communication Theory

6.976 High Speed Communication Circuits and Systems Lecture 20 Performance Measures of Wireless Communication

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Configuring the MAX3861 AGC Amp as an SFP Limiting Amplifier with RSSI

Performance Evaluation Of Digital Modulation Techniques In Awgn Communication Channel

Chapter 2 Channel Equalization

Characterize Phase-Locked Loop Systems Using Real Time Oscilloscopes

Performance Evaluation of OFDM System with Rayleigh, Rician and AWGN Channels

Analysis of Complex Modulated Carriers Using Statistical Methods

Lecture 10 Performance of Communication System: Bit Error Rate (BER) EE4900/EE6720 Digital Communications

Nonuniform multi level crossing for signal reconstruction

Find Those Elusive ADC Sparkle Codes and Metastable States. by Walt Kester

Residual Phase Noise Measurement Extracts DUT Noise from External Noise Sources By David Brandon and John Cavey

Mobile Radio Propagation: Small-Scale Fading and Multi-path

COHERENT DEMODULATION OF CONTINUOUS PHASE BINARY FSK SIGNALS

S Transmission Methods in Telecommunication Systems (5 cr) Tutorial 4/2007 (Lectures 6 and 7)

Performance Evaluation of different α value for OFDM System

Performance of Digital Optical Communication Link: Effect of In-Line EDFA Parameters

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

2. By convention, the minimum and maximum values of analog data and signals are presented as voltages.

Instantaneous Inventory. Gain ICs

High-speed Serial Interface

Measuring Power Supply Switching Loss with an Oscilloscope

Lecture 12 Building Components

Module 12 : System Degradation and Power Penalty

Pilot-Assisted DFT Window Timing/ Frequency Offset Synchronization and Subcarrier Recovery 5.1 Introduction

CHAPTER 3 ADAPTIVE MODULATION TECHNIQUE WITH CFO CORRECTION FOR OFDM SYSTEMS

Transcription:

Application Note: HFAN-4.0.4 Rev.; 04/08 Jitter in Digital Communication Systems, Part AVAILABLE

Jitter in Digital Communication Systems, Part Introduction A previous application note on jitter, HFAN-4.0.3 "Jitter in Digital Communication Systems, Part," defined jitter and its various sub-components. The purpose of this application note is to answer the question, "So now that we know what jitter is, why should I care?" To answer this question, we will explore some of the ways that jitter causes bit errors in digital communication systems. Background A basic characteristic of digital communications systems is the need for synchronization between the binary encoded data (the bit stream) and the various circuit elements in the transmitter and receiver. Bit synchronization information is generally conveyed separately in the transmitter and receiver by the bit clock, which is a square wave signal that has a frequency (in Hz) equal to the data rate (in bits per second). The relationship between an NRZ encoded bit stream and the bit clock is illustrated in Figure. regeneration result in mistiming (jitter) between the received bit stream and the regenerated bit clock that can cause bit errors. 3 Receiver Decisions The receiver in a digital communication system (illustrated in Figure ) is tasked with accurately making two decisions: () when to sample the received bit stream, and () whether the sampled value represents a binary one or zero. The bit clock controls the timing of the first decision. Jitter between the bit clock and the bit stream may cause the receiver to sample the bit stream at the wrong, which can result in bit errors. To better understand the relationship between jitter and the resulting bit errors, it is necessary to understand the details of the two decisions made by the receiver about each bit. We will first discuss the second decision (one or zero?) and then come back to the first decision (when to sample?). V NRZ Bit Stream 0 0 0 0 0 V CC + + Decision Circuit D Q DATA Bit Clock PLL CLK t 0 t t t 3 t 4 t 5 t 6 t 7 t 8 t 9 t 0 t n- t n- t n t n t n- = Bit Period (T b ) = Unit Interval (UI) = /datarate Figure. NRZ encoded bit stream A fundamental problem is how to get the bit synchronization information from the transmitter to the receiver. In general, digital communication systems transmit only the bit stream and then regenerate the bit clock at the receiver through use of a clock and data recovery (CDR) circuit such as Maxim's MAX3873, MAX3875, or MAX3877. Distortions and noise in the received bit stream as well as imperfections in receiver bit clock Figure. Block-diagram of a fiber-optic receiver 3. The One or Zero Decision The decision circuit in a basic receiver simply compares the sampled voltage, v(t), to a reference value, γ, called the decision threshold. If v(t) is greater than γ, it indicates that a binary one was sent, whereas if v(t) is less than γ, it indicates that a binary zero was sent. Assuming perfect synchronization between the bit stream and the bit clock, the major obstacle to making the correct decision is noise in the received data. Page of 7

If we assume that additive white Gaussian noise (AWGN) is the dominant cause of erroneous decisions, then we can calculate the statistical probability of making such a decision. The probability density function for v(t) with AWGN can be written mathematically as: ( ) v t vs σ [ ( ), ] = x PROB v t σ x e () πσ x where v S is the voltage sent by the transmitter (the mean value of the density function), v(t) is the sampled voltage value in the receiver at, t, and σ is the standard deviation of the noise. Equation () is illustrated in Figure 3. P[ε] = P[v(t) > γ v S = v S0 ] 0.5 + P[v(t) < γ v S = v S ] 0.5 γ = PROB [ v( t), σ ] dt + PROB [ v( t), σ 0 ] dt (3) γ where PROB[v(t),σ x ] is defined in equation (). This result is illustrated in Figure 4. v(t) PROB[v(t)] σ P[v(t) v S = v S ] v(t) =Signal + Noise σ v S v S v(t) γ Figure 3. AWGN probability density function σ 0 v S0 In binary signaling, v S can take on one of two voltage levels, which we will call v S0 and v S, and the probability of making an erroneous decision in the receiver is: P[ε] = P[v(t) > γ v S = v S0 ] P[v S0 ] + P[v(t) v S = v S0 ] PROB[v(t)] P[v(t) < γ v S = v S ] P[v S ] () where P[ε] is the probability of error and P[x y] represents the probability of x given y. If we assume an equal probability of sending v S0 versus v S (50% mark density), then P[v S0 ] = P[v S ] = 0.5. Also, in order to simplify the example, we will assume that the same noise effects either voltage level (i.e., σ 0 = σ ), which means that P[v(t) > γ v S = v S0 ] = P[v(t) < γ v S = v S ]. Using these assumptions, equation () can be reduced to: P[v(t) > γ v S = v S ] P[v(t) < γ v S = v S0 ] γ Figure 4. of error for binary signaling Page 3 of 7

From Figure 4 and equations () and (3) we can conclude that the probability of error is equal to the area under the tails of the density functions that extend beyond the threshold, γ. This area, and thus the bit error ratio (BER), is determined by two factors: () the standard deviations of the noise (σ 0 and σ ) and () the voltage difference between v S0 and v S (i.e., the signal-to-noise ratio). It is important to note that for the special case when σ 0 = σ, the threshold is halfway between the one and zero levels (i.e., γ = (v S v S0 )/). For the more general case when σ 0 σ, the optimum threshold for minimum BER will be higher or lower than (v S v S0 )/. For optimum performance, then, the decision circuit include an adjustable threshold level, as in Maxim's MAX3877 and MAX3878. To simplify computation of the probability of bit error we can rewrite equation (3) in terms of the error function, Er(x), which is defined as : x Er( x) = e x π dx (4) for a standard normal distribution (i.e., mean = 0, σ = ). [Note that there are a number of variations of this function published in the literature.] This function gives the area under the tail of the Gaussian probability density function (PDF) between x and infinity. This form of the error function is useful because numerical solutions are available in both tabulated form and as built-in functions with many software utilities (e.g., Er(x) = - NORMSDIST(x) in Microsoft Excel). In terms of Er(x), equation (3) can be rewritten as (see Maxim application note HFAN-09.0. for more details on the derivation of this equation): V ( t) V0 ( t) P [ ε ] = Er (5) σ 0 + σ where [v (t) - v 0 (t)]/(σ 0 + σ ) represents the signalto-noise ratio (somes called the "Q-factor") and v (t), v 0 (t) are defined in Figure 5. 3. Timing of the Sampling Instant In the receiver, the rising or falling edge of the regenerated bit clock controls the timing of the sampling circuit. The sampling circuit compares the instantaneous voltage of the input waveform to the decision threshold at an instant in we will call the sampling instant to determine whether the received signal represents a one (received signal > γ) or a zero (received signal < γ). Jitter between the bit clock and the bit stream may cause the sampling instant to deviate from the ideal, which can in turn influence the quality of the zero/one decision. In the previous section it was shown that the probability of making a correct decision is determined by both the noises associated with the input waveform (σ 0 and σ ) and the difference between the zero and one levels (v S - v S ). The timing location of the sampling instant has no effect on the noise, but it can affect the difference between the zero and one levels and thereby increase the probability of bit errors. We can represent the timing of the sampling instant by t <subscript>, as shown in Figure 5. voltage v S v S0 t n- t n t B v (t) v 0 (t) Bit n t A t stable Figure 5. Timing of the sampling instant From Figure 5 we can see that the difference between v S and v S0 is maximized (and thus the bit error ratio is minimized) when the bit is sampled in the stable region, t stable. If, due to jitter, the bit is sampled between t n- and t stable or t stable and t n, then the difference between v S and v S0 will be less than the maximum, resulting in an increased probability of bit error. When the bit is sampled exactly at the transition or beyond (t t n- or t t n ), the probability of bit error is 50% (assuming 50% markdensity random data). Page 4 of 7

4 Predicting the BER Caused by Jitter Some bit errors will occur in the absence of jitter effects (i.e., even with optimum sampling), as a consequence of amplitude noise. (This was discussed in section 3.). Jitter adds the dimension of to the problem of predicting the bit error ratio (BER). When jitter is included in the analysis, the calculated probability of bit error, P[ε], must take into account the probability of bit error at each potential sampling instant, P[ε t S ], as well as the probability that each sampling instance actually occurs, P[t S ]. 4. of Error at Each Sampling Instant Equation (5) shows that probability of bit error, P[ε], is determined by the signal amplitude, v (t)-v 0 (t), and the noise (σ 0 and σ ). The noise can be directly measured and its magnitude typically stays constant for long periods of. The sampled signal amplitude, however, may vary depending on the sampling instant. For example, the sampled signal amplitude in Figure 5 will be different when the signal is sampled at t B than when it is sampled at t A. This means that P[ε] will be different, depending on the sampling instant. An example of the relationship between the sampling instant and P[ε] is illustrated in Figures 6, 7, and 8. These figures are discussed in the following paragraphs. Figure 6(a) represents the eye diagram of the data signal at the input to the sampling circuit in a typical receiver (e.g., the "D" input of Figure ). We will define the jitter in this eye diagram as the difference between the data transitions (represented by the zero crossings in the eye diagram) and the corresponding transitions of the bit clock. For such a case, the jitter can be visualized from either of two perspectives: clock-referenced jitter or datareferenced jitter. The clock-referenced perspective involves fixing the horizontal position of the clock and watching the relative horizontal movement of the data eye diagram (this is commonly done in practice by triggering an oscilloscope using the clock signal). The data-referenced perspective can be visualized as fixing the horizontal position of the data eye diagram and watching the relative horizontal movement of the clock signal (datareferenced jitter). Both of these perspectives are equivalent, but, for purposes of this example, it is more convenient to use the data-referenced perspective. Using the data referenced perspective, we can neglect jitter in the eye diagram of Figure 6 for now (we will consider all the jitter to be associated with the clock and analyze its effects later). We will, however, assume that the data eye diagram contains amplitude noise (σ 0 and σ ). We will also assume that we have measured σ 0 and σ (one way to do this is with the vertical histogram mode of the oscilloscope), that they are Gaussian, statistically independent, and that their magnitudes are constant. We also note that the between the zero crossings represents one unit interval (UI), that the rise and fall s are different, and that, in the general case, there may be other distortions. Voltage Voltage.3. 0.88 370mv/div 0.66 0.44 0. 0-0..3...85 0.9.48. 0.7 0.74 0.5 0.37 0.0 0. -0.37-0. 0.0 0.000 E-06 E-08 E-0 E- E-4 V (t) V (t) V 0 (t) V 0 (t) (a) Eye Diagram UI (b) [V (t) - V 0 (t)] (c) P[ε t s ] Figure 6. Computing P[ε] at each sampling instant Page 5 of 7

Figure 6(b) is a plot of the eye diagram amplitude difference, v (t)-v 0 (t), versus. This was generated by subtracting the average value of v 0 (t) from the average value of v (t) at each point in within the UI. Outside of the UI, we will set the amplitude difference to zero. Figure 6(c) is a plot of the probability of bit error at each sampling instant, P[ε t s ]. This plot shows the probability that the bit will be erroneously detected as a function of the sampling instant. Figure 6(c) was generated by applying equation (5), using each instant in Figure 6(b) for the numerator of the argument and, for purposes of this example, setting σ 0 + σ = 0.5. The plot in Figure 6(c) is commonly called a "jitter bathtub plot", and can be generated using the "BERT Scan Technique 3." It is important to note, however, that there are some key differences between the plot of Figure 6(c) and the conventional jitter bathtub plot. For example, Figure 6(c) was generated from a jitter-free eye diagram and thus does not include any jitter. The roll-off on the sides of the plot is due to the non-zero rise and fall s and the asymmetry between the two sides is due to the difference between the rise and fall s. Much of the jitter bathtub plot analysis contained in the literature relies on the assumption that the probability of bit error is zero for all sampling instants within the UI and 50% outside of the UI (i.e., infinitely short rise/fall s and/or negligible amplitude noise). If this assumption were true (i.e., P[ε] = 0 for all sampling instants within the UI), then the sides of the jitterfree bathtub plot would be vertical and the bottom of the bathtub plot would be a horizontal line at a probability of zero. As an important side note, we notice that, as a general rule, the left and right sides of any given data eye diagram are not symmetrical. Because of this asymmetry, as well as other factors such as the setup and hold s of the receiver decision circuit, it may be advantageous (i.e., improve the BER) to shift the sampling to a position other than the center of the eye diagram. This can be done using the phase-adjust feature of Maxim's MAX3877 and MAX3878. 4. Sampling Time The sampling instant for each bit in any bit pattern is determined by the timing relationship between the data and the clock. This relationship will vary from one bit to the next, due to jitter. Using the data referenced jitter perspective (described in the previous section) the probability that the sampling instant (i.e., clock transition) occurs at any given in the UI can be represented by a probability density function (PDF) 4 of the jitter. This PDF can then be used in conjunction with the probability of bit error at each sampling instant (Figure 6(c)) to compute the overall probability of bit error. Figure 7 is a modeled example of a sampling instant PDF (i.e., jitter histogram) plotted on both linear and logarithmic vertical scales. This PDF represents the timing probability of the recovered bit clock relative to the data at the input to the receiver sampling circuit. 0.6 0.4 0. 0. 0.08 0.06 0.04 0.0 0-0.0.E+00.E-0.E-04.E-06.E-08.E-0.E- UI (a) P[t S ] - linear scale (b) P[t S ] - log scale Figure 7. Sampling instant probability density function (PDF) The key point to notice in Figure 7 is that, even though it is highly probable that the bit will be sampled in the vicinity of the center of the UI, there is still a finite probability, due to jitter, that the bit will be sampled in the vicinity of the bit transition or beyond. Page 6 of 7

4.3 BER due to Jitter At this point we finally have all of the information necessary to compute the bit error ratio (BER) due to jitter. In order to do this, we can apply the statistical definition of conditional probability 5 to compute the probability of bit error over the full range of sampling s, as shown in the following equation: P [ ε, ts ] = P[ ε ts ] P[ ts ] (6) In accordance with equation (6), we can do a pointby-point multiplication of the jitter-free bathtub plot of Figure 6(c) ( i.e., P[ε t s ] ) and sampling instant PDF of Figure 7 ( i.e., P[t s ] ). The result is the total probability of bit error distributed over the full range of possible sampling instants. This result is plotted in Figure 8. It is interesting to note from Figure 8 that most of the of bit errors in this example occur near the bit transition s, and that these errors are caused by the relatively improbable extremes in sampling instant deviation (i.e., jitter)..60e-05.40e-05.0e-05.00e-05 8.00E-06 6.00E-06 4.00E-06.00E-06 0.00E+00 -.00E-06 UI P[ε,t s ] = P[ε t s ] x P[t S ] The cumulative P[ε] (i.e., BER) can be computed by integrating the result of equation (6) with respect to : BER = P[ε, ts ] dt (7) Numerical integration of the example plot of Figure 8 (i.e., the cumulative area under the curve) yields a BER due to jitter of 3.7 0-5. This result is in contrast to the jitter-free BER at the center of the bathtub plot of Figure 6(c) of 9.7 0-4. (Jitterfree BER assumes optimum sampling near the center of the UI.) Figure 8. of bit error over the range of possible sampling instants 5 Conclusions Jitter can cause bit errors by shifting the bit sampling instant away from the optimum position and into regions of the bit that are close to (or beyond) the bit transition points (at the rising and falling edges). It is possible to predict the effect of jitter on the system BER using measurements of the eye diagram, noise, and jitter PDF. The example jitter BER calculations outlined in this application note show that there may be a significant difference in results depending on whether jitter is considered. (Note: The examples herein include intentionally exaggerated noise and jitter amplitudes in order to more effectively illustrate the manner in which jitter affects BER.) Some important observations are as follows:. If the jitter is small enough, the resulting timing deviations of the sample clock will be confined to the "stable region" of the bit period (defined in Figure 5), in which case the jitter will have no effect on the BER.. The stable region of the bit period can be increased (and thus susceptibility to jitter decreased) by decreasing the rise and fall s and/or decreasing the noise. 3. Some of the existing literature on jitter utilizes unwritten assumptions that rise/fall s are infinitely short, that there is no amplitude noise, and/or that there is no distortion inherent in the eye diagram. In order to make accurate predictions of jitter BER, it is important to consider these effects. B. Sklar, Digital Communications: Fundamentals and Applications, Englewood Cliffs, New Jersey: Prenctice Hall, pp. 74-743 N.S. Bergano, F.W. Kerfoot, and C.R. Davidson, "Margin Measurements in Optical Amplifier Systems, " in IEEE Photonics Technology Letters, vol.5, no. 3, pp. 304-306, Mar. 993. 3 National Committee for Information Technology Standardization (NCITS), T./Project 30, Rev8 (working draft), http://www.t.org, 5 march 999. 4 K.S. Shanmugan and A.M. Breipohl, Random Signals: Detection, Estimation, and Data Analysis, New York: John Wiley and Sons, pp. 33-34. 5 A. Papoulis,, Random Variables, and Stochastic Processes, New York, New York: McGraw- Hill, pp. 7. Page 7 of 7