A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

Similar documents
Analysis and Design of a 1.8-GHz CMOS LC Quadrature VCO

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

A 25-GHz Differential LC-VCO in 90-nm CMOS

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

A Passive X-Band Double Balanced Mixer Utilizing Diode Connected SiGe HBTs

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A GHz Quadrature ring oscillator for optical receivers van der Tang, J.D.; Kasperkovitz, D.; van Roermund, A.H.M.

A 24 GHz integrated SiGe BiCMOS vital signs detection radar front-end

A Low-Phase-Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2004 / SESSION 21/ 21.1

Advanced Design Techniques for Integrated Voltage Controlled LC Oscillators

A 44.5 GHz differntially tuned VCO in 65nm bulk CMOS with 8% tuning range Cheema, H.M.; Mahmoudi, R.; Sanduleanu, M.A.T.; van Roermund, A.H.M.

Trade-off between phase-noise and signal quadrature in unilaterally coupled oscillators

A high-speed CMOS current op amp for very low supply voltage operation

Log-periodic dipole antenna with low cross-polarization

Low Voltage CMOS VCOs

NEW WIRELESS applications are emerging where

A novel output transformer based highly linear RF-DAC architecture Bechthum, E.; Radulov, G.I.; Briaire, J.; Geelen, G.; van Roermund, A.H.M.

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Something More We Should Know About VCOs

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

A Novel SFG Structure for C-T Highpass Filters

An experimental vital signs detection radar using low-if heterodyne architecture and single-sideband transmission

A Low Phase Noise LC VCO for 6GHz

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

25 GHz and 28 GHz wide tuning range130 nm CMOS VCOs with ferroelectric varactors

ELEN-665 Final Project Design of CMOS Ring VCO and Quadrature LC VCO for 8 phases Generation

An X-Band low-power and low-phase-noise VCO using bondwire inductor

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

Quiz2: Mixer and VCO Design

Review Article Performance and Trends in Millimetre-Wave CMOS Oscillators for Emerging Wireless Applications

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

THE continuing massive research production in the area of

High frequency Soft Switching Half Bridge Series-Resonant DC-DC Converter Utilizing Gallium Nitride FETs

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Analysis and design of lumped element Marchand baluns

A 30 GHz 90-nm CMOS Passive Subharmonic Mixer with 15 GHz Differential LO

CMOS Current-mode Operational Amplifier

A 13.56MHz RFID system based on organic transponders

Separation of common and differential mode conducted emission: Power combiner/splitters

A Waveguide Transverse Broad Wall Slot Radiating Between Baffles

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

DEEP-SUBMICROMETER CMOS processes are attractive

Research Article A Tunable Wideband Frequency Synthesizer Using LC-VCO and Mixer for Reconfigurable Radio Transceivers

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

Dynamic range of low-voltage cascode current mirrors

A 0.2V, 7.5 W, 20 khz modulator with 69 db SNR in 90 nm CMOS

Research Article Low Phase Noise and High Conversion Gain Oscillator Mixer Constructed with a 0.18-μm CMOSTechnology

DIGITAL RF transceiver architectures increasingly require

A 240W Monolithic Class-D Audio Amplifier Output Stage

CMOS VCO DESIGN. Marin Hristov Hristov, Ivan Krasimirov Rashev, Dobromir Nikolov Arabadzhiev

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

A 2GHz merged CMOS LNA and mixer for WCDMA

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Evaluation of the Danish Safety by Design in Construction Framework (SDCF)

2003 IEEE. Reprinted with permission.

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Aalborg Universitet. Published in: th European Conference on Antennas and Propagation (EuCAP) Publication date: 2017

Receiver Architecture

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies

AVoltage Controlled Oscillator (VCO) was designed and

THE DEMANDS for new telecom services requiring higher

RF Integrated Circuits

A 484µm 2, 21GHz LC-VCO Beneath a Stacked-Spiral Inductor

A Merged CMOS LNA and Mixer for a WCDMA Receiver

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

A 0.6-V Quadrature VCO With Enhanced Swing and Optimized Capacitive Coupling for Phase Noise Reduction

Calibration of current-steering D/A Converters

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

Investigation of a Hybrid Winding Concept for Toroidal Inductors using 3D Finite Element Modeling

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

MOS Varactors With n- and p-type Gates and Their Influence on an LC-VCO in Digital CMOS

On-chip antenna integration for single-chip millimeterwave FMCW radars Adela, B.B.; Pual, P.T.M; Smolders, A.B.

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Microwave Radiometer Linearity Measured by Simple Means

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Bandwidth limitations in current mode and voltage mode integrated feedback amplifiers

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

A 60 GHz Digitally Controlled Phase Shifter in CMOS

ULTRAWIDE-BAND (UWB) systems using multiband orthogonal

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 9, SEPTEMBER

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications

Transcription:

Downloaded from orbit.dtu.dk on: Dec 17, 2017 A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error Andreani, Pietro Published in: Proceedings of the 28th European Solid-State Circuits Conference, 2002. ESSCIRC 2002. Publication date: 2002 Document Version Publisher's PDF, also known as Version of record Link back to DTU Orbit Citation (APA): Andreani, P. (2002). A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error. In Proceedings of the 28th European Solid-State Circuits Conference, 2002. ESSCIRC 2002. IEEE. General rights Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights. Users may download and print one copy of any publication from the public portal for the purpose of private study or research. You may not further distribute the material or use it for any profit-making activity or commercial gain You may freely distribute the URL identifying the publication in the public portal If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

ESSCIRC 2002 A 2 GHz, 17% Tuning Range Quadrature CMOS VCO with High Figure-of-Merit and 0.6 ffi Phase Error Pietro Andreani Center for Physical Electronics Ørsted DTU Technical University of Denmark DK-4800 Kgs. Lyngby, Denmark pa@oersted.dtu.dk Abstract This paper presents a quadrature VCO implemented in a standard 0.35μm CMOS process. The VCO draws 16 ma from a 1.3 V power supply, can be tuned between 1.91 GHz and 2.27 GHz, and displays a phase noise of 140 dbc/hz or less at 3 MHz offset frequency from the carrier, for a minimum phase-noise figure-of-merit of 184 db. The maximum departure from quadrature between the VCO phases is 0.6 ffi. 1. Introduction The theory and practice of monolithic quadrature voltage-controlled oscillator (QVCO) design has recently made significant progresses. The original QVCO [1] based on the cross-coupling of two differential LC-tank VCOs, with the coupling transistors M cpl placed in parallel with the switch transistors M sw (Fig. 1(a), where varactors have been omitted for readability, and all identical components have been named only once), was known to have a poor phase-noise behavior (although recent results [2] seem to contradict the previous experience; this issue well be clarified in the next section). This QVCO design will be referred to as the parallel QVCO (P-QVCO). Two modification of the P-QVCO have recently appeared in the literature. In the first case, phase shifters have been introduced between cascaded LC-resonators [3], allowing each resonator to be optimally driven at zero-degree phase shift [4]. The second approach consists in cross-coupling the two differential VCOs in the QVCO by placing M cpl in series with M sw [5], rather than in parallel (Fig. 1(b)). This choice is motivated by the fact that M cpl in the P-QVCO is responsible for a large contribution to the phase noise, and connecting M cpl in series with M sw,in a cascode-like fashion, should greatly reduce the noise from the cascode device. This is indeed confirmed by simulations. Since in this case M cpl is placed on top of M sw, we will refer to this design as the top-series QVCO (TS-QVCO). This paper presents an alternative way of achieving a series connection between M cpl and M sw, this time with M cpl placed at the bottom of M sw. This is the bottomseries QVCO (BS-QVCO, Fig. 1(c)). Simulations show that the BS-QVCO has a higher phase-noise figure-ofmerit (FoM) than the P-QVCO when both BS-QVCO and P-QVCO display the same phase error; further, both simulations and measurements show that the BS-QVCO has a higher phase-noise FoM, but also a higher phase error, than the TS-QVCO. 2. Comparing different QVCOs The issue of how two different QVCOs can be compared in a fair and meaningful way is less trivial than it might seem at first sight, since the two qualifying data for a QVCO, phase noise and phase error, are in general not independent of each other. This is especially evident in the case of the P-QVCO, where both phase noise and phase error are strong functions of ff, defined as the ratio of the width W cpl of transistor M cpl to the width W sw of transistor M sw (assuming that both transitors have the same length): ff = W cpl W sw : (1) To see how the phase error varies with ff, the singlesideband (SSB) upconversion circuit [1] [5] in Fig. 2 has been used, so that the overall phase/amplitude errors between the phases, very difficult to measure directly in a reliable way, are translated into the ratio of the wanted upconverted band, to the unwanted, image band (to be referred to as Image Band Rejection, IBR). In the case of the P-QVCO, simulations show that a mismatch of 0.1% between the two LC-tanks results in an IBR of 70 db for ff =1, which drops to 60 db for ff =1=2, and to 49 db for ff =1=3. Clearly, the phase error gets quickly larger when the coupling between the two VCOs in the P-QVCO is weakened by decreasing ff. On the other hand, it is easy to check that the phase noise, too, greatly decreases with a decreasing ff. Thus, it is straightforward to improve the phase-noise performance of the P-QVCO at the expense of its phase-error performance. This is the case for the already mentioned P-QVCO presented by Tiebout 815

Ltank VCO-I VCO-I BB 4-stage RC Polyphase RF VCO-I VCO-I VCO-Q VCO-Q RF VCM Filter VCO-Q VCO-Q (a) Figure 2. Block schematic of the image rejection architecture (QVCO not shown). Ltank 00 11 00 11 14dB P-QVCO 12dB 7.5dB (b) BS-QVCO Ltank Figure 3. Fair phase-noise comparison between BS- QVCO and P-QVCO. BS-QVCO, 51dB (c) TS-QVCO, 61dB Figure 1. Schematic views of the a) parallel QVCO [1]; b) top-series QVCO [5]; c) bottom-series QVCO (this work). [2], where a very high phase-noise FoM, the highest to date for QVCOs, was achieved by choosing ff =1=3. Since we have seen that phase noise and phase error are in general not orthogonal (and can be traded for each other in the P-QVCO), it is not enough to compare only the phase-noise FoM between different QVCOs. If possible, the phase-noise FoM should be compared when the same level of component mismatch causes the same phase error. This is certainly possible when comparing the P- QVCO and the BS-QVCO (or the TS-QVCO), since we have seen that the phase error in the P-QVCO can be tuned by changing ff. In the case of the series-qvcos, on the contrary, the phase error is almost independent of ff for all reasonable values for ff. This means that, while we can choose the value for ff which minimizes the phase noise, the phase error cannot be improved by allowing a higher phase noise. In this case, the phase error acts more like a design constant (dependent of course on the actual amount Figure 4. IBR for TS-QVCO and BS-QVCO. of mismatch between ideally identical components), once the QVCO architecture has been selected. In the case of the BS-QVCO, assuming again a 0.1% mismatch between the LC-tanks, the achievable IBR is 51 db, that is, approximately the same IBR displayed by the P-QVCO when ff =1=3. If we now compare the phase noise displayed by the P-QVCO and the BS-QVCO (Fig. 3; varactors were removed in these simulations, so that the resulting phase noise is due to the oscillator topology alone), when both QVCOs have the same IBR, center frequency, and power consumption, there will be no doubt that the BS-QVCO does outperform the P-QVCO. BS-QVCO versus TS-QVCO. The two series- QVCOs present different phase-noise and phase-error characteristics. IBR simulations, performed again in presence of a 0.1% mismatch between the LC-tanks, show that the IBR for the TS-QVCO is as high as 61 db, which 816

BS-QVCO TS-QVCO 6dB Figure 5. Phase-noise comparison between TS-QVCO and BS-QVCO. Table 1. Dimensions and values for BS-QVCO and mixer components. Transistors M cpl 400μm 0.35μm M sw 800μm 0.35μm M varactor 1200μm 0.35μm M src 2000μm 1.0μm M mixer 100μm 0.6μm Reactors L tank ß 2:3 nh Q of the LC-tank ß 6 at 2.0 GHz is 10 db higher than the IBR value obtained for the BS- QVCO (Fig. 4). At the same time, phase-noise simulations performed for the same center frequency and power consumption yield a considerably lower phase noise for the BS-QVCO, especially at higher offset frequencies (Fig. 5; even in this case all varactors were removed). It should be added that both IBR and phase-noise data are somewhat dependent on the Q of the LC-tanks. 3. Measurement results The BS-QVCO has been designed in a standard 0.35μm CMOS process with only three metal layers of thickness less than 1μm each. MOS devices working in accumulation/depletion were used as varactors. Table 1 shows dimensions and values for the various components in the BS-QVCO and in the mixer used in the SSB upconverter. The BS-QVCO makes use of the same LC-tank layout that was adopted for the TS-QVCO presented in [5], in order to make a comparison as robust as possible, although it should be recognized that such a layout is clearly suboptimal, due to the very long interconnections between the two inductors, which introduce significant additional resistive losses (Fig. 6). As a consequence, the estimated Q at 2 GHz is approximately six, while it was eight when the same tank was used in a non-quadrature VCO [6]. All measurements have been performed with a power supply as low as 1.3 V, for a current consumption of 16 ma. The QVCO could be tuned from 1.91 GHz to 2.27 GH, for a tuning range of 17%. The phase noise at 3 MHz offset frequency from the carrier was 140 dbc/hz or lower across the tuning range (Fig. 7). Fig. 8 shows the phase-noise plot for the highest oscillation frequency. The FoM for the QVCO is calculated according to the commonly adopted formula fc 2 1 FoM = 10 log ; (2) f L( f ) P where f c is the oscillation frequency, f is the offset frequency, L( f ) is the phase noise at f, and P is the power consumption in mw. Using the data in Fig. 7, the minimum value for the FoM across the tuning range is 184 db, which is no less than 6 db higher than the minimum FoM displayed by the TS-QVCO [5] (approximately 1 db can be accounted for by the fact that the tuning range for the TS-QVCO was shifted some 200 MHz down in frequency, which resulted in a slightly lower LC-tank Q at the lowest oscillation frequencies). It is worth emphasizing that, contrary to common practice, it is the minimum FoM that truly matters. Possibly even more striking is the comparison between the FoM for the BS-QVCO and that for the nonquadrature VCO presented in [6], which covered approximately the same frequency range, and whose LC-tank had a Q of eight at 2 GHz. This VCO has a minimum FoM of 183 db, that is, 1 db lower than the minimum FoM for the BS-QVCO. This is even more remarkable considering that the VCO in [6] made use of two noise reduction techniques, the on-chip noise filter [7] and the off-chip inductive degeneration of the tail transistor [6], which greatly enhanced its FoM. For the BS-QVCO it has been checked that the noise filter (implemented in a second, otherwise identical QVCO design) does not lead to an increase of the minimum FoM, while inductive degeneration increases it by 1 db, too modest an improvement to grant the use of an external component. It is worth noting that the minimum FoM for the BS-QVCO is approximately 2.5 db higher that that for the QVCO in [3], which was built in a much more advanced CMOS process (this comparison is based on the usual definition of phase noise, and not on the quadrature phase noise defined in [3]). As a last phase-noise comparison, the P-QVCO in [2] displays a minimum FoM 1 db higher than the minimum FoM for the BS-QVCO; yet, this very good phase-noise behavior is most likely obtained at the expense of the phase error, as explained in the previous paragraph (the phase error reported in [2] is indeed very large, but was obtained through unreliable off-chip measurements). As previously explained, the IBR was measured with the SSB upconverter in Fig. 2, and the IBR data are of course comprehensive not only of the mismatches in the QVCO, but also of those in the mixers and in the 4-stage RC polyphase filter used to generate the quadrature baseband signals. In all five samples the IBR is 50 db or higher at the lower oscillation frequencies, and decreases with increasing oscillation frequencies, possibly indicating that varactor mismatches are the dominant cause for 817

Figure 6. Die photograph of the BS-QVCO (1.4 mm 0.9 mm). Figure 8. Phase noise for the BS-QVCO at 2.27 GHz oscillation frequency. Phase noise at 3 MHz offset (dbc/hz) 136 138 140 142 144 1.91 1.97 2.03 2.09 2.15 2.21 Carrier frequency (GHz) 2.27 Figure 7. Phase noise for the BS-QVCO at 3 MHz offset frequency. Wanted Sideband LO Leakage Unwanted Sideband the phase error. Fig. 9 shows the minimum IBR (43 db) measured for these samples. Assuming that the IBR is entirely caused by a deviation from quadrature of otherwise ideal sinusoidal outputs, simulations for the upconverter indicate that an IBR of 43 db is equivalent to a phase error of approximately 0.6 ffi between the I and Q phases. As could be expected from the results of the IBR simulations, this phase error is larger than the 0.25 ffi measured for the TS-QVCO [5]. 4. Conclusions A new CMOS QVCO, the BS-QVCO, has been presented. Compared to the well-known P-QVCO, the BS- QVCO displays a higher phase-noise FoM in presence of the same phase error. Further, the BS-QVCO has a higher phase-noise FoM than the TS-QVCO (yet another QVCO architecture), at the expense of a higher phase error. 5. Acknowledgments The author would like to thank Prof. R. Castello at the Dept. of Electronics, University of Pavia, Italy, and I. Bietti of STMicroelectronics, Pavia, Italy, for valuable discussions on technical matters. [1] A. Rofougaran, J. Rael, M. Rofougaran, and A. Abidi. A 900MHz CMOS LC-Oscillator with Quadrature Outputs. In Proc. ISSCC 1996, pp. 392 393, February 1996. Figure 9. Upconverted baseband signals and LO leakage at 2.1 GHz carrier frequency (IBR = 43 db, minimum IBR value across the tuning range). [2] M. Tiebout. Low-Power Low-Phase-Noise Differentially Tuned Quadrature VCO Design in Standard CMOS. IEEE JSSC, Vol. 36, NO. 7, pp. 1018 1024, July 2001. [3] P. Vancorenland and M. Steyaert. A 1.57 GHz Fully integrated Very Low Phase Noise Quadrature VCO. In Proc. 2001 Symposium on VLSI Circuits, pp. 111 114, June 2001. [4] P. van de Ven, J. van der Tang, D. Kasperkovitz, and A. van Roermund. An optimally coupled 5 GHz quadrature LC oscillator. In Proc. 2001 Symposium on VLSI Circuits, pp. 115 118, June 2001. [5] P. Andreani. A Low-Phase-Noise, Low-Phase-Error 1.8 GHz Quadrature CMOS VCO. In Proc. ISSCC 2002, pp. 290 291, February 2002. [6] P. Andreani and H. Sjöland. Tail Current Noise Suppression in RF CMOS VCOs. IEEE JSSC, Vol. 37, NO. 3, pp. 342 348, March 2002. [7] E. Hegazi, H. Sjöland, and A. Abidi. A Filtering Technique to Lower LC Oscillator Phase Noise. IEEE JSSC, Vol. 36, NO. 12, pp. 1921 1930, December 2001. 818