LY V 128K X 16 BIT HIGH SPEED CMOS SRAM

Similar documents
LY61L K X 16 BIT HIGH SPEED CMOS SRAM

LY61L25616A 256K X 16 BIT HIGH SPEED CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13

JANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11

UTRON UT K X 8 BIT LOW POWER CMOS SRAM

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

Revision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

HY62WT08081E Series 32Kx8bit CMOS SRAM

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

HY62256A Series 32Kx8bit CMOS SRAM

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

Document Title. Revision History. 256Kx16 bit Low Power and Low Voltage CMOS Static RAM. Draft Date. Revision No. History. Remark.

power and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

UM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

Item Previous Current 8ns 110mA 80mA. 10ns 90mA 65mA 12ns 80mA 55mA 15ns 70mA 45mA 8ns 130mA 100mA

IDT71V424S/YS/VS IDT71V424L/YL/VL

PRELIMINARY PRELIMINARY

Rev. No. History Issue Date Remark

SRM2B256SLMX55/70/10

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

Document Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.

CMOS SRAM. KM684000B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

IS62WV102416GALL/BLL IS65WV102416GALL/BLL. 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM. FUNCTIONAL Block Diagram NOVEMBER 2017

IS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION

White Electronic Designs

IS62C25616EL, IS65C25616EL

IS61WV20488FALL IS61/64WV20488FBLL. 2Mx8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS61WV102416FALL IS61/64WV102416FBLL. 1Mx16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS62WV5128EHALL/BLL IS65WV5128EHALL/BLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JULY 2018 DESCRIPTION

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61/64WV12816EFALL IS61/64WV12816EFBLL. 128Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

IS62WV102416FALL/BLL IS65WV102416FALL/BLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM MARCH 2018

IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

IS62WV20488ALL IS62WV20488BLL

IS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005

IS62WV51216EFALL/BLL IS65WV51216EFALL/BLL. 512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM AUGUST 2017

IS62WV20488FALL/BLL IS65WV20488FALL/BLL. 2Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM NOVEMBER 2018

IS62C51216AL IS65C51216AL

IS62WV5128EALL/EBLL/ECLL IS65WV5128EBLL/ECLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2017

IS62WV102416ALL IS62WV102416BLL IS65WV102416BLL

IS62WV25616EHALL/BLL IS65WV25616EHALL/BLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM

IS62WV20488ALL IS62WV20488BLL

FUNCTIONAL BLOCK DIAGRAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS64WV3216BLL IS61WV3216BLL

IS62WV25616ALL IS62WV25616BLL

SRAM MT5C K x 8 SRAM WITH CHIP & OUTPUT ENABLE. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES

DECODER I/O DATA CONTROL CIRCUIT

IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS

IS62C10248AL IS65C10248AL

IS61WV10248EEALL IS61/64WV10248EEBLL. 1Mx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM OCTOBER 2018

IS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62C5128BL, IS65C5128BL

IS65LV256AL IS62LV256AL

IS61WV51216ALL IS61WV51216BLL IS64WV51216BLL

IS65C256AL IS62C256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

Very Low Power/Voltage CMOS SRAM 512K X 16 bit DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) 55ns : 3.0~5.5V 70ns : 2.7~5.5V

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS62WV6416ALL IS62WV6416BLL

IS65C256AL IS62C256AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61C1024AL IS64C1024AL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV2568ALL IS62WV2568BLL

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS61WV3216DALL/DALS IS61WV3216DBLL/DBLS IS64WV3216DBLL/DBLS

IS62/65WV2568DALL IS62/65WV2568DBLL

Very Low Power/Voltage CMOS SRAM 1M X 16 bit DESCRIPTION. SPEED (ns) 55ns : 3.0~3.6V 70ns : 2.7~3.6V BLOCK DIAGRAM

IS62WV25616DALL/DBLL, IS65WV25616DBLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM

IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL

IS62WV2568ALL IS62WV2568BLL

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) BLOCK DIAGRAM

IS61WV10248EDBLL IS64WV10248EDBLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV2568EDBLL IS64WV2568EDBLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV6416DALL/DALS IS61WV6416DBLL/DBLS IS64WV6416DBLL/DBLS

DESCRIPTION ECC. Array 1Mx5

IS61WV25616LEBLL IS64WV25616LEBLL. 256Kx16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM with LATCHED ADDRESS & ECC FUNCTIONAL BLOCK DIAGRAM

1M Async Fast SRAM. Revision History CS16FS1024(3/5/W) Rev. No. History Issue Date

IS62WV10248EALL/BLL IS65WV10248EALL/BLL. 1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

Transcription:

Y6112816 REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Aug.12.2007 Rev. 1.1 Apr. 17.2009 Revised TEST CONDITION of ICC Revised FEATURES & ORDERING INFORMATION ead free and green package available to Green package available Deleted TSODER in ABSOUTE MAXIMUN RATINGS Added packing type in ORDERING INFORMATION Rev.1.2 Revised ORDERING INFORMATION in page 11 Aug.30.2010 Rev.1.3 Revised GENERA DESCRIPTION & PIN DESCRIPTION in page 1 Revised ISB1 & ICC in FEATURES & PRODUCT FAMIY Deleted -15ns Spec. Deleted WRITE CYCE Notes : 1. WE#,, B#, UB# must be high during all address transitions. In page 7 Dec.14.2016 yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 0

FEATURES Fast access time : 20ns ow power consumption: Operating current : 80mA(TYP.) Standby current : 0.1mA (TYP.) 20µA (TYP. for version) Single 5V power supply All outputs TT compatible Fully static operation Tri-state output Data byte control : B# (DQ0 ~ DQ7) UB# (DQ8 ~ DQ15) Data retention voltage : 2.0V (MIN.) Green package available Package : 44-pin 400 mil TSOP II Y6112816 GENERA DESCRIPTION The Y6112816 is a 2,097,152-bit low power CMOS static random access memory organized as 131,072 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature. The Y6112816 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application. The Y6112816 operates from a single power supply of 5V and all outputs are fully TT compatible PRODUCT FAMIY Product Operating Power Dissipation VCC Range Speed Family Temperature Standby(ISB1,TYP.) Operating(ICC,TYP.) Y6112816 0 ~ 70 4.5 ~ 5.5V 20ns 0.1mA 80mA Y6112816(E) -20 ~ 80 4.5 ~ 5.5V 20ns 0.1mA 80mA Y6112816(I) -40 ~ 85 4.5 ~ 5.5V 20ns 0.1mA 80mA Y6112816() 0 ~ 70 4.5 ~ 5.5V 20ns 20µA 80mA Y6112816(E) -20 ~ 80 4.5 ~ 5.5V 20ns 20µA 80mA Y6112816(I) -40 ~ 85 4.5 ~ 5.5V 20ns 20µA 80mA FUNCTIONA BOCK DIAGRAM PIN DESCRIPTION Vcc Vss SYMBO A0 - A16 DESCRIPTION Address Inputs A0-A16 DECODER 128Kx16 MEMORY ARRAY DQ0 - DQ15 Data Inputs/Outputs Chip Enable Input WE# Write Enable Input OE# Output Enable Input B# ower Byte Control DQ0-DQ7 ower Byte DQ8-DQ15 Upper Byte I/O DATA CIRCUIT COUMN I/O UB# VCC VSS Upper Byte Control Power Supply Ground NC No Connection WE# OE# B# UB# CONTRO CIRCUIT yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 1

Y6112816 XXXXXXXX XXXXXXXX Y6112816 PIN CONFIGURATION A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 DQ3 Vcc Vss DQ4 DQ5 DQ6 DQ7 WE# A16 A15 A14 A13 A12 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 17 28 18 27 19 26 20 25 21 24 22 23 A5 A6 A7 OE# UB# B# DQ15 DQ14 DQ13 DQ12 Vss Vcc DQ11 DQ10 DQ9 DQ8 NC A8 A9 A10 A11 NC TSOP II ABSOUTE MAXIMUN RATINGS* PARAMETER SYMBO RATING UNIT Voltage on VCC relative to VSS VT1-0.5 to 6.5 V Voltage on any other pin relative to VSS VT2-0.5 to VCC+0.5 V 0 to 70(C grade) Operating Temperature TA -20 to 80(E grade) -40 to 85(I grade) Storage Temperature TSTG -65 to 150 Power Dissipation PD 1 W DC Output Current IOUT 50 ma *Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 2

Y6112816 TRUTH TABE MODE OE# WE# B# UB# I/O OPERATION DQ0 - DQ7 DQ8 - DQ15 SUPPY CURRENT Standby H X X X X ISB1 Output Disable H H X X X X H H ICC Read H H H H DOUT DOUT ICC H DOUT DOUT Write X X X H H DIN DIN DIN DIN ICC Note: H = VIH, = VI, X = Don't care. DC EECTRICA CHARACTERISTICS PARAMETER SYMBO TEST CONDITION MIN. TYP. *4 MAX. UNIT Supply Voltage VCC 4.5 5.0 5.5 V Input High Voltage VIH *1 0.6*VCC - VCC+0.3 V Input ow Voltage VI *2-0.3-0.8 V Input eakage Current II VCC VIN VSS - 1-1 µa Output eakage VCC VOUT VSS, IO Current Output Disabled - 1-1 µa Output High Voltage VOH IOH = -4mA 2.4 - - V Output ow Voltage VO IO = 8mA - - 0.4 V Average Operating Power supply Current ICC Cycle time = MIN. = VI, II/O = 0mA Others at VI or VIH VCC - 0.2V Others at 0.2V or VCC-0.2V Standby Power ISB1 Supply Current Notes: 1. VIH(max) = VCC + 3.0V for pulse width less than 10ns. 2. VI(min) = VSS - 3.0V for pulse width less than 10ns. 3. Over/Undershoot specifications are characterized, not 100% tested. 4. Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at VCC = VCC(TYP.) and TA = 25 5. 1mA for special request 6. 50µA for special request CAPACITANCE (T A = 25, f = 1.0MHz) - 80 110 ma Normal - 0.1 3* 5 ma - 20 100* 6 µa PARAMETER SYMBO MIN. MAX. UNIT Input Capacitance CIN - 8 pf Input/Output Capacitance CI/O - 10 pf Note : These parameters are guaranteed by device characterization, but not production tested. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 3

Y6112816 AC TEST CONDITIONS Input Pulse evels 0.2V to VCC - 0.2V Input Rise and Fall Times 3ns Input and Output Timing Reference evels 1.5V Output oad C = 30pF + 1TT, IOH/IO = -8mA/16mA AC EECTRICA CHARACTERISTICS (1) READ CYCE PARAMETER SYM. Y6112816-20 MIN. MAX. UNIT Read Cycle Time trc 20 ns Address Access Time taa - 20 ns Chip Enable Access Time tace - 20 ns Output Enable Access Time toe - 8 ns Chip Enable to Output in ow-z tcz* 4 ns Output Enable to Output in ow-z toz* 0 ns Chip Disable to Output in tchz* - 8 ns Output Disable to Output in tohz* - 8 ns Output Hold from Address Change toh 3 ns B#, UB# Access Time tba - 8 ns B#, UB# to Output tbhz* - 8 ns B#, UB# to ow-z Output tbz* 4 ns (2) WRITE CYCE PARAMETER SYM. Y6112816-20 MIN. MAX. UNIT Write Cycle Time twc 20 - ns Address Valid to End of Write taw 16 - ns Chip Enable to End of Write tcw 16 - ns Address Set-up Time tas 0 - ns Write Pulse Width twp 11 - ns Write Recovery Time twr 0 - ns Data to Write Time Overlap tdw 9 - ns Data Hold from End of Write Time tdh 0 - ns Output Active from End of Write tow* 5 - ns Write to Output in twhz* - 9 ns B#, UB# Valid to End of Write tbw 16 - ns *These parameters are guaranteed by device characterization, but not production tested. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 4

Y6112816 TIMING WAVEFORMS READ CYCE 1 (Address Controlled) (1,2) Address trc taa toh Dout Previous Data Valid Data Valid READ CYCE 2 ( and OE# Controlled) (1,3,4,5) Address trc taa B#,UB# tace OE# tba tbz tcz toz toe toh tohz tbhz tchz Dout Data Valid Notes : 1.WE# is high for read cycle. 2.Device is continuously selected OE# = low, = low, B# or UB# = low. 3.Address must be valid prior to or coincident with = low, B# or UB# = low transition; otherwise taa is the limiting parameter. 4.tCZ, tbz, toz, tchz, tbhz and tohz are specified with C = 5pF. Transition is measured ±500mV from steady state. 5.At any given temperature and voltage condition, tchz is less than tcz, tbhz is less than tbz, tohz is less than toz. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 5

Y6112816 WRITE CYCE 1 (WE# Controlled) (1,2,4,5) twc Address taw tcw tbw B#,UB# tas twp twr WE# twhz tow Dout (4) (4) tdw tdh Din Data Valid WRITE CYCE 2 ( Controlled) (1,4,5) twc Address taw tas twr B#,UB# tbw tcw twp WE# Dout twhz (4) tdw tdh Din Data Valid yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 6

Y6112816 WRITE CYCE 3 (B#,UB# Controlled) (1,4,5) twc Address taw twr B#,UB# tas tcw tbw twp WE# Dout (4) twhz tdw tdh Din Data Valid Notes : 1.A write occurs during the overlap of a low, low WE#, B# or UB# = low. 2.During a WE# controlled write cycle with OE# low, twp must be greater than twhz + tdw to allow the drivers to turn off and data to be placed on the bus. 3.During this period, I/O pins are in the output state, and input signals must not be applied. 4.If the, B#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state. 5.tOW and twhz are specified with C = 5pF. Transition is measured ±500mV from steady state. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 7

Y6112816 DATA RETENTION CHARACTERISTICS PARAMETER SYMBO TEST CONDITION MIN. TYP. MAX. UNIT VCC for Data Retention VDR VCC - 0.2V 2.0-5.5 V Data Retention Current IDR VCC = 2.0V, VCC - 0.2V Normal - 0.05 2 ma Other pins at 0.2V or VCC-0.2V - 10 50 µa Chip Disable to Data Retention Time tcdr See Data Retention Waveforms (below) 0 - - ns Recovery Time tr trc* - - ns trc* = Read Cycle Time DATA RETENTION WAVEFORM VDR 2.0V Vcc Vcc(min.) Vcc(min.) tcdr tr VIH Vcc-0.2V VIH yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 8

Y6112816 PACKAGE OUTINE DIMENSION 44-pin 400mil TSOP Ⅱ Package Outline Dimension SYMBOS DIMENSIONS IN MIMETERS DIMENSIONS IN MIS MIN. NOM. MAX. MIN. NOM. MAX. A - - 1.20 - - 47.2 A1 0.05 0.10 0.15 2.0 3.9 5.9 A2 0.95 1.00 1.05 37.4 39.4 41.3 b 0.30-0.45 11.8-17.7 c 0.12-0.21 4.7-8.3 D 18.212 18.415 18.618 717 725 733 E 11.506 11.760 12.014 453 463 473 E1 9.957 10.160 10.363 392 400 408 e - 0.800 - - 31.5-0.40 0.50 0.60 15.7 19.7 23.6 ZD - 0.805 - - 31.7 - y - - 0.076 - - 3 Θ 0 o 3 o 6 o 0 o 3 o 6 o yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 9

Y6112816 ORDERING INFORMATION Package Type 44-pin (400mil) TSOP II Access Time (Speed)(ns) Power Type Temperature Range( ) Packing Type yontek Item No. 20 Normal Power 0 ~70 Tray Y6112816M-20 Ultra ow Power Tape Reel Y6112816M-20T -20 ~80 Tray Y6112816M-20E Tape Reel Y6112816M-20ET -40 ~85 Tray Y6112816M-20I Tape Reel Y6112816M-20IT 0 ~70 Tray Y6112816M-20 Tape Reel Y6112816M-20T -20 ~80 Tray Y6112816M-20E Tape Reel Y6112816M-20ET -40 ~85 Tray Y6112816M-20I Tape Reel Y6112816M-20IT yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 10

Y6112816 THIS PAGE IS EFT BANK INTENTIONAY. yontek Inc. reserves the rights to change the specifications and products without notice. TE: 886-3-6668838 11