Unit 1 Session - 3 TTL Parameters

Similar documents
EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

IC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001

Lecture 02: Logic Families. R.J. Harris & D.G. Bailey

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Classification of Digital Circuits

4-bit counter circa bit counter circa 1990

4-bit counter circa bit counter circa 1990

Chapter 7 EMITTER-COUPLED LOGIC

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Digital Circuits and Operational Characteristics

Module-1: Logic Families Characteristics and Types. Table of Content

Low Power Hex ECL-to-TTL Translator

Features. Ordering Information VCC MIC8114 RESET

DC Electrical Characteristics of MM74HC High-Speed CMOS Logic

Chapter 6 Digital Circuit 6-6 Department of Mechanical Engineering

Low Power Hex TTL-to-ECL Translator

Digital Electronics Part II - Circuits

Application Note AN-1125

Basic Characteristics of Digital ICs

DM74ALS520 DM74ALS521 8-Bit Comparator

1 IC Logic Families and Characteristics

Digital logic families

Department of EECS. University of California, Berkeley. Logic gates. September 1 st 2001

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

NJM37717 STEPPER MOTOR DRIVER

Logic families (TTL, CMOS)

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

ECE 301 Digital Electronics

MM74HCU04 Hex Inverter

CD4538 Dual Precision Monostable

UT54LVDS032 Quad Receiver Advanced Data Sheet

Application Note AN-1113

CD54/74HC139, CD54/74HCT139

DIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices

Low Power Hex TTL-to-ECL Translator

MM74HC132 Quad 2-Input NAND Schmitt Trigger

Logic signal voltage levels

DO NOT COPY DO NOT COPY

Application Note AN-1114

UNIVERSAL SINK DRIVER. Supply. Voltage reference. Thermal protection. Short-circuit to V cc protection. Short-circuit to GND detection

INTEGRATED-CIRCUIT LOGIC FAMILIES

PBL 3717/2 Stepper Motor Drive Circuit

Abu Dhabi Men s College, Electronics Department. Logic Families

MM74HC86 Quad 2-Input Exclusive OR Gate

CD4538BC Dual Precision Monostable

MM74HC132 Quad 2-Input NAND Schmitt Trigger

MM74HC00 Quad 2-Input NAND Gate

Output Circuit of the TTL Gate

The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

DM96S02 Dual Retriggerable Resettable Monostable Multivibrator

Designated client product

CD4069, CD4069-SMD Inverter Circuits

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

In this experiment you will study the characteristics of a CMOS NAND gate.

SP26LV432 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER

TC74AC05P,TC74AC05F,TC74AC05FN

Low Cost 10-Bit Monolithic D/A Converter AD561

CD74HC123, CD74HCT123, CD74HC423, CD74HCT423

DM74LS126A Quad 3-STATE Buffer

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

DS75451/2/3 Series Dual Peripheral Drivers

UNISONIC TECHNOLOGIES CO., LTD CD4069

CD54HC4538, CD74HC4538, CD74HCT4538

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423

DM74ALS14 Hex Inverter with Schmitt Trigger Inputs

Practice Homework Problems for Module 1

74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

HCF4041UB QUAD TRUE/COMPLEMENT BUFFER

Note that none of the above MAY be a VALID ANSWER.

+5 V Powered RS-232/RS-422 Transceiver AD7306

M74HCT04. Hex inverter. Features. Description

Transmission of Timing-critical Signals Using TTL Levels

IC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah

CD54HC273, CD74HC273, CD54HCT273, CD74HCT273

Exercise 1: DC Operation of a NOT and an OR-TIE

Lecture 11 Digital Circuits (I) THE INVERTER

MM74HC221A Dual Non-Retriggerable Monostable Multivibrator

NC7ST00 TinyLogic HST 2-Input NAND Gate

Schmitt Trigger Inputs, Decoders

Digital Electronics - B1 18/03/ /03/ DigElnB DDC. 18/03/ DigElnB DDC. 18/03/ DigElnB DDC

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout

Practical Aspects Of Logic Gates

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

ISO-9001 AS9120certi cation ClassQ Military

Low Power Quint 2-Input OR/NOR Gate

CD54/74HC221, CD74HCT221

CMOS the Ideal Logic Family

Inter-Operation of Interface Standards

Digital Systems Power, Speed and Packages II CMPE 650

DS90C032B LVDS Quad CMOS Differential Line Receiver

Dual-/Triple-/Quad-Voltage, Capacitor- Adjustable, Sequencing/Supervisory Circuits

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

Exercise 2: Source and Sink Current

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

Shown here is a schematic diagram for a real inverter circuit, complete with all necessary components for efficient and reliable operation:

Features. Applications. Markets

eorex (Preliminary) EP3101

CD54/74HC74, CD54/74HCT74

Logic Families. A-PDF Split DEMO : Purchase from to remove the watermark. 5.1 Logic Families Significance and Types. 5.1.

Transcription:

Objectives Understanding various TTL Parameters Floating Inputs Worst-Case Input Voltages & Output Voltages Profiles and Windows Compatibility Sourcing and Sinking Noise Immunity Standard Loading and Loading Rules Introduction The TTL series devices are guaranteed to work reliably over a temperature range of 0 to 70 C and over a supply voltage of 4.75 to 5.25 Volts. We need to know the worst case values for the different parameters like input current, output voltage, and so on. Floating Inputs Unit 1 Session - 3 TTL Parameters If TTL input is floating (unconnected) there is no emitter current. If TTL input is connected to logic 1 (+ 5 V), obviously, there is no emitter current. Hence a floating TTL input is equivalent to a logic 1. Disadvantage of Floating Inputs Floating input acts as a small antenna It will pick up stray electromagnetic noise voltages Noise pickup can be large enough to cause erratic operation of logic circuits Page 1

Solution We connect unused TTL inputs to supply voltage. We have direct connection to supply voltage in case of 74S and 74LS series and high input through a pull-up resistor for 74, 74L, 74H seriess as shown below. Worst-Case Input Voltages Consider a TTL inverter. Ideally, the low input state V IL = 0 V and the high input state V IH = 5 V. V IL, max = 0.8 V (If the input voltage is greater than 0.8 V, the output state is unpredictable). V IH, min = 2 V (If the input voltage is less than 2 V, the output state is again unpredictable). Ideally, the low output state V OL = 0 V and the high output state V OH = 5 V. V OL, max = 0.4 V and V OH, min = 2.4 V. TTL Input Profile Page 2

Compatibility The TTL devices are compatible. The low and high output windows fit inside the low and high input windows, as shown in the figure below. Output of any TTL device is suitable for driving the input of another TTL device. Sinking Current When standard TTL output is low, transistor Q4 acts as a current sink and I IL, max = - 1.6 ma (see figure below). Page 3

Sourcing Current When the standard TTL output is high a reverse emitter current flows, transistor Q3 acts as a source and I IH, max = 40 µa (see figure below). Noise Immunity The worst-case low values are: V OL, max = 0.4 V driver output V IL, max = 0.8 V load input The worst-case high values are: V OH, min = 2.4 V driver output V IH, min = 2 V load input Page 4

There is a difference of 0.4 V between the driver output voltages and required load input voltages. This difference is called noise immunity. The noise immunity values Δ0 and Δ1 corresponding to low level and high level are calculated as shown below: Noise Immunity Δ0 V IL, max - V OL, max 0.8 0.4 = 0.4 V Noise Immunity Δ1 V OH, min - V IH, min 2.4 2 = 0.4 V Standard Loading A TTL device can source current (high output) or sink current (low output). 7400 series device can sink up to 16 ma i. e. I OL, max = 16 ma. It can source up to 400 µa i. e. I OH, max = - 400 µa. The worst-case TTL input currents are: I IL, max = - 1.6 ma and I IH, max = 40 µa. Output currents = 10 x Input currents. So we can connect up to 10 TTL inputs to any TTL output and the fanout = 10. Low-state Fanout Page 5

High-state Fanout Standard TTL Output-Input Profile Low-power TTL Output-Input Profile Page 6

Schottky TTL Output-Input Profile Low-Power Schottky TTL Output-Input Profile Page 7

Fanouts of TTL Types TTL Driver TTL Load 74 74H 74L 74S 74LS 74 10 8 40 8 20 74H 12 10 50 10 25 74L 2 1 20 1 10 74S 12 10 100 10 50 74LS 5 4 40 4 20 Questions 1. Discuss the importance of the various TTL parameters. 2. What is the fanout of a 74S00 device when it drives low-power TTL load? Page 8